lawrie / ulx3s_bit_streams
Bit streams forthe Ulx3s ECP5 device
☆16Updated last year
Alternatives and similar repositories for ulx3s_bit_streams:
Users that are interested in ulx3s_bit_streams are comparing it to the libraries listed below
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- CRUVI Standard Specifications☆17Updated 9 months ago
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 7 months ago
- My pergola FPGA projects☆30Updated 3 years ago
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 2 years ago
- Simplified environment for litex☆14Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Löwe FPGA Board☆12Updated last year
- Everything needed for ulx3s FPGA☆14Updated 4 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- ice40 USB Analyzer☆57Updated 4 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆17Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- ULX2S / ULX3S FPGA JTAG programmer & tools (Lattice XP2 / ECP5)☆22Updated 3 months ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A simple script to build open-source FPGA tools.☆15Updated 4 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago