alexforencich / verilog-lfsrLinks
Fully parametrizable combinatorial parallel LFSR/CRC module
☆147Updated 3 months ago
Alternatives and similar repositories for verilog-lfsr
Users that are interested in verilog-lfsr are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆139Updated 2 years ago
- AXI interface modules for Cocotb☆262Updated last year
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- AHB3-Lite Interconnect☆89Updated last year
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆142Updated 6 years ago
- Examples and reference for System Verilog Assertions☆84Updated 8 years ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Verilog based BCH encoder/decoder☆120Updated 2 years ago
- ☆159Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- UVM 1.2 port to Python☆251Updated 3 months ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- Control and status register code generator toolchain☆137Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- round robin arbiter☆74Updated 10 years ago
- PCI express simulation framework for Cocotb☆163Updated last month
- Verilog UART☆165Updated 12 years ago
- Mathematical Functions in Verilog☆92Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆100Updated 7 years ago