Fully parametrizable combinatorial parallel LFSR/CRC module
☆165Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-lfsr
Users that are interested in verilog-lfsr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Verilog UART☆590Feb 27, 2025Updated last year
- Verilog digital signal processing components☆196Oct 30, 2022Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆923Feb 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Verilog PCI express components☆1,671Apr 26, 2024Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆730Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,157Feb 27, 2025Updated last year
- AXI interface modules for Cocotb☆366Aug 24, 2026Updated last month
- Verilog Ethernet components for FPGA implementation☆3,128Feb 27, 2025Updated last year
- ☆10Jul 29, 2018Updated 8 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆39Oct 31, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- a MIPS-based embedded system on FPGA☆10Mar 10, 2017Updated 9 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- UART -> AXI Bridge☆78Jul 1, 2021Updated 5 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated 2 years ago
- ☆39Mar 10, 2021Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆126Sep 19, 2024Updated 2 years ago
- ☆14Jun 21, 2026Updated 3 months ago
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆17Oct 18, 2014Updated 12 years ago
- ☆43Jul 4, 2026Updated 3 months ago
- A collection of demonstration digital filters☆179Jan 18, 2024Updated 2 years ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- PCI express simulation framework for Cocotb☆213Aug 25, 2026Updated last month
- Ethernet MAC 10/100 Mbps☆90Oct 2, 2019Updated 7 years ago
- Python HPGL parsing library☆22Nov 25, 2020Updated 5 years ago
- True Random Number Generator core implemented in Verilog.☆86Oct 8, 2020Updated 6 years ago
- ☆89Jun 27, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Fixed Point Math Library for Verilog☆151Jul 17, 2014Updated 12 years ago
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆276Mar 15, 2019Updated 7 years ago
- Open Source PHY v2☆40Apr 25, 2024Updated 2 years ago