Fully parametrizable combinatorial parallel LFSR/CRC module
☆160Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-lfsr
Users that are interested in verilog-lfsr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Verilog UART☆562Feb 27, 2025Updated last year
- Verilog digital signal processing components☆181Oct 30, 2022Updated 3 years ago
- Verilog AXI stream components for FPGA implementation☆893Feb 27, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆702Feb 27, 2025Updated last year
- Verilog PCI express components☆1,602Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆2,965Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆2,060Feb 27, 2025Updated last year
- AXI interface modules for Cocotb☆332Mar 13, 2026Updated 2 months ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- UART -> AXI Bridge☆75Jul 1, 2021Updated 4 years ago
- ☆13Apr 29, 2026Updated last month
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆122Sep 19, 2024Updated last year
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Verilog wishbone components☆129Jan 5, 2024Updated 2 years ago
- A collection of demonstration digital filters☆174Jan 18, 2024Updated 2 years ago
- PCI express simulation framework for Cocotb☆205Sep 8, 2025Updated 8 months ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- ☆37Dec 10, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆87Oct 2, 2019Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆85Oct 8, 2020Updated 5 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆16Oct 18, 2014Updated 11 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 7 months ago
- Python HPGL parsing library☆21Nov 25, 2020Updated 5 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 10 years ago
- ☆38Mar 10, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- ☆31Apr 1, 2017Updated 9 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆269Mar 15, 2019Updated 7 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago