Fully parametrizable combinatorial parallel LFSR/CRC module
☆161Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-lfsr
Users that are interested in verilog-lfsr are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 9 years ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 4 years ago
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- ☆13Feb 13, 2026Updated 3 weeks ago
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- AXI interface modules for Cocotb☆315Sep 30, 2025Updated 5 months ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- A collection of demonstration digital filters☆166Jan 18, 2024Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- This is a myhdl test environment for the open-cores jpeg_encoder.☆18Oct 23, 2016Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆84Oct 2, 2019Updated 6 years ago
- True Random Number Generator core implemented in Verilog.☆81Oct 8, 2020Updated 5 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 4 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆118Sep 19, 2024Updated last year
- Fixed Point Math Library for Verilog☆147Jul 17, 2014Updated 11 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆266Mar 15, 2019Updated 6 years ago
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- FPGA code for NeTV2☆15Dec 3, 2018Updated 7 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11Feb 22, 2026Updated 2 weeks ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 6 months ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago