alexforencich / verilog-lfsrLinks
Fully parametrizable combinatorial parallel LFSR/CRC module
☆157Updated 7 months ago
Alternatives and similar repositories for verilog-lfsr
Users that are interested in verilog-lfsr are comparing it to the libraries listed below
Sorting:
- Verilog digital signal processing components☆157Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- AHB3-Lite Interconnect☆94Updated last year
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- ☆166Updated 3 years ago
- Examples and reference for System Verilog Assertions☆88Updated 8 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Verilog UART☆183Updated 12 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- AXI interface modules for Cocotb☆293Updated 3 weeks ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆40Updated last month
- An implementation of the CORDIC algorithm in Verilog.☆102Updated 6 years ago
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆68Updated this week
- This is the repository for the IEEE version of the book☆74Updated 5 years ago
- AHB DMA 32 / 64 bits☆56Updated 11 years ago
- ☆74Updated 3 years ago
- round robin arbiter☆75Updated 11 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- UVM 1.2 port to Python☆253Updated 8 months ago
- ☆79Updated 3 years ago