Fully parametrizable combinatorial parallel LFSR/CRC module
☆160Feb 27, 2025Updated last year
Alternatives and similar repositories for verilog-lfsr
Users that are interested in verilog-lfsr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 9 years ago
- Verilog digital signal processing components☆172Oct 30, 2022Updated 3 years ago
- Verilog UART☆542Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆877Feb 27, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Verilog Content Addressable Memory Module☆116Mar 2, 2022Updated 4 years ago
- Verilog I2C interface for FPGA implementation☆690Feb 27, 2025Updated last year
- Verilog PCI express components☆1,559Apr 26, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,902Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,996Feb 27, 2025Updated last year
- AXI interface modules for Cocotb☆321Mar 13, 2026Updated 2 weeks ago
- AHB3-Lite Interconnect☆110May 10, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- Extensible FPGA control platform☆62Apr 28, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- UART -> AXI Bridge☆72Jul 1, 2021Updated 4 years ago
- ☆13Mar 18, 2026Updated last week
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆122Sep 19, 2024Updated last year
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Verilog wishbone components☆125Jan 5, 2024Updated 2 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- A collection of demonstration digital filters☆167Jan 18, 2024Updated 2 years ago
- PCI express simulation framework for Cocotb☆196Sep 8, 2025Updated 6 months ago
- IP Catalog for Raptor.☆18Dec 6, 2024Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆36Dec 10, 2023Updated 2 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- Ethernet MAC 10/100 Mbps☆85Oct 2, 2019Updated 6 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆15Oct 18, 2014Updated 11 years ago
- True Random Number Generator core implemented in Verilog.☆83Oct 8, 2020Updated 5 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Jan 8, 2021Updated 5 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 5 months ago
- Python HPGL parsing library☆21Nov 25, 2020Updated 5 years ago
- ☆36Mar 10, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- ☆31Apr 1, 2017Updated 8 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆268Mar 15, 2019Updated 7 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago