alexforencich / verilog-ft245Links
Verilog FT245 to AXI stream interface
☆29Updated 7 years ago
Alternatives and similar repositories for verilog-ft245
Users that are interested in verilog-ft245 are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆61Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- SERDES-based TDC core for Spartan-6☆18Updated 13 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 4 months ago
- ☆30Updated 8 years ago
- ☆27Updated 4 years ago
- Small footprint and configurable JESD204B core☆45Updated 4 months ago
- ☆26Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- ☆36Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- I2C models for cocotb☆37Updated last month
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆65Updated 2 weeks ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆34Updated 7 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆33Updated 4 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆29Updated 2 years ago