Open source FPGA-based NIC and platform for in-network compute
☆67Aug 21, 2025Updated 6 months ago
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below
Sorting:
- ☆27Jun 12, 2022Updated 3 years ago
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 5 months ago
- AXI interface modules for Cocotb☆315Sep 30, 2025Updated 5 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆73Jan 3, 2025Updated last year
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 5 months ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 9 years ago
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- Bitstream Fault Analysis Tool☆15Jul 17, 2023Updated 2 years ago
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- Open source FPGA-based NIC and platform for in-network compute☆2,222Jul 5, 2024Updated last year
- Verilog IP Cores & Tests☆13May 3, 2018Updated 7 years ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,865Feb 27, 2025Updated last year
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- UART models for cocotb☆34Sep 7, 2025Updated 5 months ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Provides a USBTMC driver for controlling instruments over USB☆23Oct 31, 2017Updated 8 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 7 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- ☆14May 24, 2025Updated 9 months ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- I2C models for cocotb☆41Sep 7, 2025Updated 5 months ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- Verilog I2C interface for FPGA implementation☆684Feb 27, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆101Oct 3, 2019Updated 6 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆40Feb 4, 2024Updated 2 years ago