Open source FPGA-based NIC and platform for in-network compute
☆68Aug 21, 2025Updated 10 months ago
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆27Jun 12, 2022Updated 4 years ago
- Ethernet interface modules for Cocotb☆79Jun 20, 2026Updated 2 weeks ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- AXI interface modules for Cocotb☆336Mar 13, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆78Jan 3, 2025Updated last year
- AMD OpenNIC Shell includes the HDL source files☆143Jan 2, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆898Feb 27, 2025Updated last year
- PCI express simulation framework for Cocotb☆206Sep 8, 2025Updated 9 months ago
- FPGA board-level debugging and reverse-engineering tool☆43Mar 24, 2023Updated 3 years ago
- Verilog IP Cores & Tests☆13May 3, 2018Updated 8 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,382Jul 5, 2024Updated 2 years ago
- This repo contains the Limago code☆93May 8, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- Bitstream Fault Analysis Tool☆16Jul 17, 2023Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,008Feb 27, 2025Updated last year
- VHDL Bypass descriptor controller for Xilinx DMA IP for PCIe☆18Oct 23, 2019Updated 6 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- Verilog PCI express components☆1,615Apr 26, 2024Updated 2 years ago
- Verilog digital signal processing components☆186Oct 30, 2022Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Updated this week
- Verilog I2C interface for FPGA implementation☆705Feb 27, 2025Updated last year
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆935Apr 15, 2026Updated 2 months ago
- Verilog wishbone components☆132Jan 5, 2024Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆2,082Feb 27, 2025Updated last year
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Jun 24, 2026Updated last week
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- UART models for cocotb☆35Sep 7, 2025Updated 9 months ago
- Works in Progress and Experiments for the Innova-2 Flex XCKU15P-based Board☆18Apr 4, 2024Updated 2 years ago
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Python interface to PCIE☆40Apr 30, 2018Updated 8 years ago