alexforencich / corundumLinks
Open source FPGA-based NIC and platform for in-network compute
☆67Updated 9 months ago
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below
Sorting:
- Ethernet interface modules for Cocotb☆69Updated last year
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago
- ☆76Updated 3 years ago
- Ethernet switch implementation written in Verilog☆53Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated this week
- PCI express simulation framework for Cocotb☆173Updated 3 months ago
- NVMe Controller featuring Hardware Acceleration☆92Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆19Updated 2 years ago
- This repo contains the Limago code☆86Updated 3 months ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- ☆64Updated 4 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- Simple hash table on Verilog (SystemVerilog)☆49Updated 9 years ago
- Python interface to PCIE☆40Updated 7 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 8 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- Verilog PCI express components☆23Updated 2 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆31Updated 9 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆49Updated 3 weeks ago
- Verilog Ethernet Switch (layer 2)☆46Updated last year
- Virtio implementation in SystemVerilog☆47Updated 7 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- Ethernet 10GE MAC☆45Updated 11 years ago
- Distributed Accelerator OS☆63Updated 3 years ago