alexforencich / corundumLinks
Open source FPGA-based NIC and platform for in-network compute
☆67Updated 4 months ago
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below
Sorting:
- Verilog Content Addressable Memory Module☆114Updated 3 years ago
- Ethernet interface modules for Cocotb☆73Updated 4 months ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆72Updated 8 years ago
- ☆80Updated 3 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 5 years ago
- Ethernet switch implementation written in Verilog☆57Updated 2 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆129Updated last month
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆72Updated 8 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆46Updated 2 years ago
- UART models for cocotb☆32Updated 4 months ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 11 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- PCI express simulation framework for Cocotb☆186Updated 4 months ago
- NVMe Controller featuring Hardware Acceleration☆101Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- This repo contains the Limago code☆90Updated 8 months ago
- UART -> AXI Bridge☆69Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆57Updated 6 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆50Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆22Updated 4 years ago
- Verilog Ethernet components for FPGA implementation☆21Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆121Updated 4 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆39Updated 9 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆79Updated 6 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- ☆70Updated 4 years ago
- Virtio implementation in SystemVerilog☆48Updated 7 years ago