Verilog Content Addressable Memory Module
☆115Mar 2, 2022Updated 4 years ago
Alternatives and similar repositories for verilog-cam
Users that are interested in verilog-cam are comparing it to the libraries listed below
Sorting:
- TCAM (Ternary Content-Addressable Memory) in Verilog☆55Oct 9, 2023Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 9 years ago
- Verilog digital signal processing components☆171Oct 30, 2022Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Nov 10, 2024Updated last year
- This repo contains the Limago code☆92May 8, 2025Updated 10 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 6 months ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 7 years ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- Verilog wishbone components☆124Jan 5, 2024Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆161Feb 27, 2025Updated last year
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- AMD OpenNIC Project Overview☆305Dec 20, 2022Updated 3 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆900Mar 2, 2026Updated last week
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 3 years ago
- Verilog Ethernet components for FPGA implementation☆2,875Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆869Feb 27, 2025Updated last year
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆205May 4, 2024Updated last year
- FPGA board-level debugging and reverse-engineering tool☆39Mar 24, 2023Updated 2 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- Verilog UART☆536Feb 27, 2025Updated last year
- ☆55Jun 22, 2022Updated 3 years ago
- Ethernet interface modules for Cocotb☆76Sep 8, 2025Updated 6 months ago
- ☆29Feb 20, 2024Updated 2 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- PCI express simulation framework for Cocotb☆195Sep 8, 2025Updated 6 months ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Nov 24, 2014Updated 11 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Apr 3, 2016Updated 9 years ago
- Build Customized FPGA Implementations for Vivado☆355Mar 2, 2026Updated last week