alexforencich / verilog-cam
Verilog Content Addressable Memory Module
☆101Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for verilog-cam
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆68Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆40Updated 3 years ago
- ☆46Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆58Updated last week
- TCAM (Ternary Content-Addressable Memory) in Verilog☆42Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- Ethernet 10GE MAC☆44Updated 10 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆68Updated 5 years ago
- PCI express simulation framework for Cocotb☆139Updated 11 months ago
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆38Updated last year
- General Purpose AXI Direct Memory Access☆44Updated 5 months ago
- round robin arbiter☆66Updated 10 years ago
- Altera Advanced Synthesis Cookbook 11.0☆93Updated last year
- ☆66Updated 10 years ago
- Ethernet interface modules for Cocotb☆56Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆47Updated 4 months ago
- Ethernet switch implementation written in Verilog☆40Updated last year
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆34Updated 8 years ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- Network on Chip Implementation written in SytemVerilog☆156Updated 2 years ago
- Simple hash table on Verilog (SystemVerilog)☆47Updated 8 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆54Updated 10 months ago
- OPAE porting to Xilinx FPGA devices.☆38Updated 4 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆22Updated 8 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆41Updated 9 years ago
- Mathematical Functions in Verilog☆84Updated 3 years ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆90Updated this week