alexforencich / verilog-camLinks
Verilog Content Addressable Memory Module
☆114Updated 3 years ago
Alternatives and similar repositories for verilog-cam
Users that are interested in verilog-cam are comparing it to the libraries listed below
Sorting:
- ☆67Updated 4 years ago
- PCI express simulation framework for Cocotb☆179Updated last month
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- Ethernet interface modules for Cocotb☆70Updated last month
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- ☆78Updated 10 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 2 months ago
- NVMe Controller featuring Hardware Acceleration☆94Updated 4 years ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆65Updated 5 months ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆32Updated 6 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated 2 years ago
- round robin arbiter☆75Updated 11 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- ☆79Updated 3 years ago
- Ethernet 10GE MAC☆46Updated 11 years ago
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 9 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- Altera Advanced Synthesis Cookbook 11.0☆108Updated 2 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆68Updated 8 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- ☆27Updated 4 years ago