Verilog Content Addressable Memory Module
☆118Mar 2, 2022Updated 4 years ago
Alternatives and similar repositories for verilog-cam
Users that are interested in verilog-cam are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TCAM (Ternary Content-Addressable Memory) in Verilog☆59Oct 9, 2023Updated 2 years ago
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Verilog digital signal processing components☆193Oct 30, 2022Updated 3 years ago
- This repo contains the Limago code☆98May 8, 2025Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Verilog wishbone components☆135Jan 5, 2024Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆164Feb 27, 2025Updated last year
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog I2C interface for FPGA implementation☆729Feb 27, 2025Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆966Aug 3, 2026Updated last month
- Verilog AXI stream components for FPGA implementation☆918Feb 27, 2025Updated last year
- AMD OpenNIC Project Overview☆346Dec 20, 2022Updated 3 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆47Nov 24, 2014Updated 11 years ago
- Verilog PCI express components☆1,663Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,106Feb 27, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆56Jun 22, 2022Updated 4 years ago
- Verilog AXI components for FPGA implementation☆2,145Feb 27, 2025Updated last year
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Python HPGL parsing library☆22Nov 25, 2020Updated 5 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆44May 22, 2020Updated 6 years ago
- Verilog UART☆585Feb 27, 2025Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- Open source FPGA-based NIC and platform for in-network compute☆208May 4, 2024Updated 2 years ago
- ☆60Jul 11, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- ☆27Apr 28, 2021Updated 5 years ago
- Network packet parser generator☆53Sep 11, 2020Updated 6 years ago
- ☆33Feb 20, 2024Updated 2 years ago
- ☆15Jun 1, 2019Updated 7 years ago
- Build Customized FPGA Implementations for Vivado☆390Updated this week