Verilog Content Addressable Memory Module
☆118Mar 2, 2022Updated 4 years ago
Alternatives and similar repositories for verilog-cam
Users that are interested in verilog-cam are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TCAM (Ternary Content-Addressable Memory) in Verilog☆59Oct 9, 2023Updated 3 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Extensible FPGA control platform☆63Apr 28, 2023Updated 3 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- This repo contains the Limago code☆99May 8, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Open source FPGA-based NIC and platform for in-network compute☆72Aug 21, 2025Updated last year
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆27Apr 11, 2022Updated 4 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆166Feb 27, 2025Updated last year
- Verilog AXI stream components for FPGA implementation☆925Feb 27, 2025Updated last year
- Verilog I2C interface for FPGA implementation☆731Feb 27, 2025Updated last year
- Verilog wishbone components☆137Jan 5, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆47Nov 24, 2014Updated 11 years ago
- Verilog implementation of Mersenne Twister PRNG☆32Jun 20, 2018Updated 8 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆979Oct 21, 2026Updated 2 weeks ago
- Simple hash table on Verilog (SystemVerilog)☆55Apr 3, 2016Updated 10 years ago
- AMD OpenNIC Project Overview☆349Dec 20, 2022Updated 3 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,144Feb 27, 2025Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆23Nov 10, 2024Updated last year
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Jun 10, 2026Updated 4 months ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago
- ☆60Jul 11, 2024Updated 2 years ago
- Verilog AXI components for FPGA implementation☆2,171Feb 27, 2025Updated last year
- ☆57Dec 10, 2019Updated 6 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)☆17Nov 10, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- ☆13Oct 31, 2023Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- ☆56Jun 22, 2022Updated 4 years ago
- Verilog UART☆591Feb 27, 2025Updated last year
- Verilog Configurable Cache☆197Sep 21, 2026Updated last month