alexforencich / verilog-camLinks
Verilog Content Addressable Memory Module
☆111Updated 3 years ago
Alternatives and similar repositories for verilog-cam
Users that are interested in verilog-cam are comparing it to the libraries listed below
Sorting:
- ☆66Updated 4 years ago
- Ethernet interface modules for Cocotb☆70Updated 3 weeks ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches☆46Updated 10 years ago
- PCI express simulation framework for Cocotb☆178Updated 3 weeks ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- ☆78Updated 10 years ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- Library defining all Ethernet packets in SystemVerilog and in SystemC☆37Updated 9 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- ☆79Updated 3 years ago
- round robin arbiter☆75Updated 11 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆46Updated 9 years ago
- Simple hash table on Verilog (SystemVerilog)☆50Updated 9 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last month
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆175Updated 10 months ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- Ethernet 10GE MAC☆45Updated 11 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆70Updated 9 months ago