EECS150 / asic_labs_sp22Links
☆23Updated 2 years ago
Alternatives and similar repositories for asic_labs_sp22
Users that are interested in asic_labs_sp22 are comparing it to the libraries listed below
Sorting:
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- ☆34Updated 6 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Some useful documents of Synopsys☆75Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆18Updated last year
- General Purpose AXI Direct Memory Access☆51Updated last year
- Tests for the design flow with Synopsys tools for the implementation of a RISC-V processor.☆22Updated 9 months ago
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- ☆42Updated 9 months ago
- SRAM☆22Updated 4 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆11Updated 4 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆62Updated 4 years ago
- ☆11Updated 2 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago