EECS150 / asic_labs_sp22Links
☆26Updated 3 years ago
Alternatives and similar repositories for asic_labs_sp22
Users that are interested in asic_labs_sp22 are comparing it to the libraries listed below
Sorting:
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆135Updated 7 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆181Updated last year
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆24Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆191Updated 5 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Some useful documents of Synopsys☆90Updated 4 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆92Updated last year
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆180Updated 2 months ago
- ☆213Updated 8 months ago
- ☆44Updated last year
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆95Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- Network on Chip Implementation written in SytemVerilog☆194Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.☆21Updated last year
- A Fast, Low-Overhead On-chip Network☆243Updated this week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆94Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- AXI4 and AXI4-Lite interface definitions☆97Updated 5 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆55Updated last year
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆138Updated 5 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆64Updated last year
- General Purpose AXI Direct Memory Access☆62Updated last year
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆71Updated 4 years ago