EECS150 / asic_labs_sp22Links
☆23Updated 2 years ago
Alternatives and similar repositories for asic_labs_sp22
Users that are interested in asic_labs_sp22 are comparing it to the libraries listed below
Sorting:
- ☆33Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- ☆42Updated 8 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- Xilinx AXI VIP example of use☆40Updated 4 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- General Purpose AXI Direct Memory Access☆50Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- ☆166Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- SRAM☆22Updated 4 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- ☆75Updated 10 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated last year
- ☆41Updated 3 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆63Updated 8 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆74Updated last year
- Advanced Architecture Labs with CVA6☆61Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago