EECS150 / asic_labs_sp22View external linksLinks
☆28Oct 3, 2022Updated 3 years ago
Alternatives and similar repositories for asic_labs_sp22
Users that are interested in asic_labs_sp22 are comparing it to the libraries listed below
Sorting:
- ☆35Mar 16, 2022Updated 3 years ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆45Mar 3, 2024Updated last year
- Velocity Measurement by Doppler Radar implemented on Matlab☆12Nov 24, 2017Updated 8 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆14Dec 1, 2023Updated 2 years ago
- This repository contains some introductory level review about learning about FPGA Design including some tutorials, links to websites and …☆40Apr 5, 2025Updated 10 months ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated last month
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Synchronous Message Exchange☆11Feb 3, 2026Updated last week
- Automated UVM testbench generator from Verilog RTL with optional LLM integration for advanced logic creation.☆17Oct 21, 2025Updated 3 months ago
- ☆13Sep 29, 2024Updated last year
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- IO expansion board compatible with Digilent Arty A7☆11Aug 7, 2023Updated 2 years ago
- Examples from the Openlane repository, adapted as Fusesoc cores☆12May 18, 2021Updated 4 years ago
- ☆12May 19, 2022Updated 3 years ago
- ☆12Apr 25, 2025Updated 9 months ago
- Deep SNNs with various neural coding methods (rate, phase, burst, TTFS)☆11Feb 15, 2022Updated 4 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆22Jan 25, 2026Updated 3 weeks ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- ☆12May 8, 2025Updated 9 months ago
- APB Timer Unit☆13Oct 30, 2025Updated 3 months ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- General Purpose IO with APB4 interface☆14May 10, 2024Updated last year
- Physical Design Flow from RTL to GDS using Opensource tools.☆121Nov 23, 2020Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated last year
- ☆13Jul 25, 2024Updated last year
- ☆10Apr 8, 2025Updated 10 months ago
- AxLS: An Open-Source Framework for Netlist Transformation Approximate Logic Synthesis☆13Sep 14, 2025Updated 5 months ago
- WM8731 Audio CODEC using Verilog (DE2-115)☆10Jul 28, 2019Updated 6 years ago
- 2020秋-南大数电实验☆10Jan 24, 2021Updated 5 years ago
- ☆14Sep 3, 2024Updated last year
- ☆10Oct 8, 2021Updated 4 years ago
- A list of helpful resources for students learning MATLAB & Simulink. List includes tips & tricks, tutorials, videos, cheat sheets, and op…☆12Jan 13, 2026Updated last month
- Spiking Neural Network Accelerator☆15May 18, 2022Updated 3 years ago
- 國立陽明交通大學 電子所 積體電路設計實驗 李鎮宜教授☆14Mar 3, 2023Updated 2 years ago
- 一个用Apple Metal实现的Llama和通义千问大模型本地推理☆10Apr 26, 2024Updated last year
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 6 months ago
- Fibertree emulator☆16Nov 4, 2024Updated last year
- ☆10Apr 2, 2021Updated 4 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago