EECS150 / asic_labs_sp22Links
☆23Updated 2 years ago
Alternatives and similar repositories for asic_labs_sp22
Users that are interested in asic_labs_sp22 are comparing it to the libraries listed below
Sorting:
- ☆174Updated 4 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Curriculum for a university course to teach chip design using open source EDA tools☆94Updated last year
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆72Updated 4 years ago
- A verilog implementation for Network-on-Chip☆74Updated 7 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆66Updated last year
- reference block design for the ASAP7nm library in Cadence Innovus☆46Updated last year
- ☆34Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- Introductory course into static timing analysis (STA).☆94Updated last week
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆19Updated last year
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆87Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆65Updated 11 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆126Updated 7 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆161Updated 3 weeks ago
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆71Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆168Updated 7 months ago
- EE 260 Winter 2017: Advanced VLSI Design☆64Updated 8 years ago
- Two Level Cache Controller implementation in Verilog HDL☆49Updated 5 years ago
- Some useful documents of Synopsys☆75Updated 3 years ago
- ☆56Updated 2 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆60Updated last year
- ☆43Updated 10 months ago
- A Fast, Low-Overhead On-chip Network☆214Updated last week
- Static Timing Analysis Full Course☆56Updated 2 years ago