Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2
☆12Sep 3, 2019Updated 6 years ago
Alternatives and similar repositories for UART-RTL-Physical-Design
Users that are interested in UART-RTL-Physical-Design are comparing it to the libraries listed below
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- This repository contains all the information included in the beginner SoC/physical design using open-source EDA tools organized by VLSI S…☆13Mar 7, 2021Updated 4 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆126May 14, 2022Updated 3 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆10Dec 13, 2020Updated 5 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Ex…☆10Apr 2, 2022Updated 3 years ago
- This project was done as a part of Beginner VLSI/SoC Physical design using open-source EDA Tools workshop.☆11Nov 23, 2020Updated 5 years ago
- The framework for next generation data center.☆29Aug 24, 2025Updated 6 months ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Collection of LAZEY Projector related files☆16Sep 18, 2014Updated 11 years ago
- ☆10Mar 20, 2021Updated 4 years ago
- OpenROAD Agent. This repository contain the model to train and testing the model using EDA Corpus dataset.☆21Jul 24, 2025Updated 7 months ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- Yilong's NetFPGA-10G Repo☆12May 7, 2015Updated 10 years ago
- FPGA Guide☆14Jan 2, 2022Updated 4 years ago
- A fancy academic cv for researchers.☆14Jan 8, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- NTHU CS6135 VLSI實體設計自動化☆12Mar 12, 2022Updated 3 years ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated last month
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 3 years ago
- SKILL Codes, PCell Creation☆18May 21, 2021Updated 4 years ago
- This repository contains all the information studied and created during the FPGA - Fabric, Design and Architecture workshop. It is primar…☆12Mar 28, 2022Updated 3 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- This is a Latex template is only for RV College of Engineering students for their report writing in latex.☆14Jan 27, 2026Updated last month
- The SparkFun RED-V Thing Plus is a low-cost, development board featuring the Freedom E310 SoC which brings with it the RISC-V instruction…☆13Dec 12, 2019Updated 6 years ago
- Hardware design project of the FIX and TCP/IP offload engines on FPGA, containing HDL codes and Python codes for testing.☆20Dec 11, 2023Updated 2 years ago
- Haskell library implementing OpenFlow protocol versions 1.0 and 1.3☆20Oct 3, 2017Updated 8 years ago
- Verilog HDL implementation of the GOST 28147-89 — a Soviet and Russian government standard symmetric key block cipher☆17Feb 27, 2024Updated 2 years ago
- C++ and SFML based 2D simulation RPG game☆11Feb 2, 2021Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Dec 12, 2025Updated 2 months ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆20Nov 26, 2018Updated 7 years ago
- Discuss future project ideas☆12May 10, 2017Updated 8 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 6 years ago
- Piece-wise Linear curves converted to point-clouds, analysed with Persistent Homology, represented as HyperGraphs.☆17Apr 3, 2025Updated 11 months ago
- Demo for Neuro-Symbolic Agent (LOA)☆17Sep 27, 2022Updated 3 years ago
- ☆21Dec 11, 2025Updated 2 months ago
- SLiCAP Version 3 is entirely in python☆28Jan 4, 2026Updated last month