A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆32Jun 13, 2015Updated 11 years ago
Alternatives and similar repositories for parser-for-chip-design
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆37Apr 15, 2020Updated 6 years ago
- liberty parser (For parsing IC timing lib file)☆66Jul 24, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 10 years ago
- Python interface to Cadence Virtuoso data☆14Jan 17, 2014Updated 12 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆57Dec 13, 2025Updated 9 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Aug 20, 2026Updated last month
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆137Apr 23, 2023Updated 3 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆18Aug 27, 2020Updated 6 years ago
- A toop for LSF data-collection, data-analysis and information display.☆66Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- A Bitcoin mining ASIC☆12Dec 2, 2022Updated 3 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆31Jan 2, 2021Updated 5 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- ☆35Jun 23, 2023Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆45Mar 2, 2022Updated 4 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- Convert hand-drawn circuit to computer understandable circuit using Machine Learning☆10Feb 3, 2018Updated 8 years ago
- Code for the second edition of Advanced UVM.☆33Jan 28, 2017Updated 9 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆138Nov 23, 2020Updated 5 years ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆26Jul 31, 2026Updated last month
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 8 years ago
- This repository contains embedded hardware designs auto-created from Circuit Tree web application by random requirements generated from p…☆30Oct 16, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 7 months ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- EDA physical synthesis optimization kit☆69Nov 13, 2023Updated 2 years ago