jimwang99 / parser-for-chip-design
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆27Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for parser-for-chip-design
- Python-based Verilog Parser (currently Netlist only)☆52Updated 7 years ago
- Automatic generation of real number models from analog circuits☆37Updated 7 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated last week
- cdsAsync: An Asynchronous VLSI Toolset & Schematic Library☆25Updated 5 years ago
- ☆20Updated 2 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆51Updated 2 years ago
- ☆29Updated 4 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆30Updated 2 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- BAG framework☆41Updated 3 months ago
- ☆39Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- ☆13Updated 4 months ago
- ☆36Updated 7 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆54Updated 4 years ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆28Updated 7 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆26Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆18Updated 6 years ago
- AIB Generator: Analog hardware compiler for AIB PHY☆30Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- ☆19Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆83Updated 3 years ago
- ☆52Updated last year