jimwang99 / parser-for-chip-designLinks
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆33Updated 10 years ago
Alternatives and similar repositories for parser-for-chip-design
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
Sorting:
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 7 months ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- Automatic generation of real number models from analog circuits☆41Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated this week
- ☆41Updated 3 years ago
- Mirror of Synopsys's Liberty parser library☆22Updated 6 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆20Updated 3 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆55Updated 2 years ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- EDA physical synthesis optimization kit☆58Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- ☆44Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆33Updated 3 years ago
- BAG framework☆40Updated 11 months ago
- BAG framework☆29Updated 5 months ago
- Open Source PHY v2☆29Updated last year
- BAG2 workspace for fake PDK (cds_ff_mpt)☆57Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago