jimwang99 / parser-for-chip-design
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆30Updated 9 years ago
Alternatives and similar repositories for parser-for-chip-design:
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
- Automatic generation of real number models from analog circuits☆37Updated 10 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Python-based Verilog Parser (currently Netlist only)☆53Updated 7 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- ☆40Updated 2 years ago
- ☆20Updated 3 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- Simple strutured VERILOG netlist to SPICE netlist translator☆22Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- SystemVerilog RTL Linter for YoSys☆19Updated 2 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆52Updated this week
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆53Updated 7 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated 2 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 2 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- A tiny Python package to parse spice raw data files.☆46Updated 2 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆24Updated 4 years ago
- Static Timing Analysis Full Course☆47Updated 2 years ago
- Open Source PHY v2☆25Updated 9 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 3 years ago
- ☆12Updated 2 years ago
- ☆37Updated 10 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Mirror of Synopsys's Liberty parser library☆20Updated 6 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆90Updated 4 years ago