jimwang99 / parser-for-chip-design
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆28Updated 9 years ago
Alternatives and similar repositories for parser-for-chip-design:
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
- Python-based Verilog Parser (currently Netlist only)☆53Updated 7 years ago
- Automatic generation of real number models from analog circuits☆37Updated 9 months ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- ☆20Updated 3 years ago
- ☆20Updated 3 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆54Updated 4 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆30Updated 3 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆28Updated 7 years ago
- MOSIS MPW Test Data and SPICE Models Collections☆27Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆52Updated 7 years ago
- ☆36Updated 9 months ago
- ☆13Updated 6 months ago
- Circuit release of the MAGICAL project☆30Updated 5 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆86Updated 4 years ago
- LAYout with Gridded Objects☆26Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆52Updated this week
- BAG framework☆40Updated 5 months ago
- ☆40Updated 2 years ago
- repository for a bandgap voltage reference in SKY130 technology☆35Updated last year
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- EDA physical synthesis optimization kit☆50Updated last year
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆54Updated 2 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- AMC: Asynchronous Memory Compiler☆47Updated 4 years ago
- Mirror of Synopsys's Liberty parser library☆19Updated 6 years ago