jimwang99 / parser-for-chip-designLinks
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆32Updated 10 years ago
Alternatives and similar repositories for parser-for-chip-design
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
Sorting:
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- Automatic generation of real number models from analog circuits☆42Updated last year
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆56Updated this week
- BAG2 workspace for fake PDK (cds_ff_mpt)☆58Updated 5 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- ☆20Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- ☆41Updated 3 years ago
- Mirror of Synopsys's Liberty parser library☆23Updated 7 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆121Updated 2 years ago
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Updated last year
- LAYout with Gridded Objects v2☆59Updated last month
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆71Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- A Standalone Structural Verilog Parser☆96Updated 3 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- ☆44Updated 5 years ago
- ☆25Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆78Updated this week
- BAG framework☆41Updated last year
- ☆55Updated last year