jimwang99 / parser-for-chip-design
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆31Updated 9 years ago
Alternatives and similar repositories for parser-for-chip-design:
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆20Updated 3 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- Automatic generation of real number models from analog circuits☆39Updated last year
- Python Tool for UVM Testbench Generation☆52Updated 11 months ago
- Simple strutured VERILOG netlist to SPICE netlist translator☆22Updated 2 years ago
- Mirror of Synopsys's Liberty parser library☆20Updated 6 years ago
- ☆40Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆31Updated last year
- Circuit release of the MAGICAL project☆35Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆54Updated last week
- Introductory course into static timing analysis (STA).☆90Updated 5 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆62Updated 8 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆31Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 5 months ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆98Updated 4 years ago
- LAYout with Gridded Objects☆27Updated 4 years ago
- ☆16Updated 9 months ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago