jimwang99 / parser-for-chip-design
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆31Updated 9 years ago
Alternatives and similar repositories for parser-for-chip-design:
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
- Python-based Verilog Parser (currently Netlist only)☆54Updated 7 years ago
- Automatic generation of real number models from analog circuits☆39Updated 11 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- ☆20Updated 3 years ago
- Mirror of Synopsys's Liberty parser library☆20Updated 6 years ago
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆33Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆25Updated 4 years ago
- ☆42Updated 11 months ago
- ☆40Updated 3 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- ☆41Updated 5 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆65Updated 4 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Parser for LEF library files☆33Updated 4 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- ☆20Updated 3 years ago
- DOULOS Easier UVM Code Generator☆31Updated 7 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆30Updated 3 years ago
- PROTON - A Python Framework for Physics-Based Electromigration Assessment on Contemporary VLSI Power Grids☆15Updated 6 months ago
- Running Python code in SystemVerilog☆68Updated 8 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago