jimwang99 / parser-for-chip-designLinks
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆32Updated 10 years ago
Alternatives and similar repositories for parser-for-chip-design
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
Sorting:
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆20Updated 4 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated last week
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- LAYout with Gridded Objects v2☆67Updated 6 months ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆128Updated 2 years ago
- ☆43Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆46Updated 5 years ago
- ☆33Updated 5 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆38Updated 3 years ago
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- ideas and eda software for vlsi design☆51Updated last week
- SystemVerilog RTL Linter for YoSys☆22Updated last year
- ☆49Updated last year
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆23Updated 3 years ago
- Read Spectre PSF files☆69Updated 2 weeks ago