jimwang99 / parser-for-chip-designLinks
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆32Updated 10 years ago
Alternatives and similar repositories for parser-for-chip-design
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
Sorting:
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆61Updated this week
- Automatic generation of real number models from analog circuits☆47Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆36Updated 3 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Read Spectre PSF files☆69Updated 3 months ago
- ☆20Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- ☆43Updated 3 years ago
- A tiny Python package to parse spice raw data files.☆54Updated 2 years ago
- Introductory course into static timing analysis (STA).☆99Updated 4 months ago
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆126Updated 2 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆112Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆168Updated 2 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆49Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆49Updated 3 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆114Updated last week
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 8 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago