A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆32Jun 13, 2015Updated 11 years ago
Alternatives and similar repositories for parser-for-chip-design
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python-based Verilog Parser (currently Netlist only)☆54Apr 12, 2017Updated 9 years ago
- Simple and most probably incomplete parser for spectre netlists☆14Oct 4, 2016Updated 9 years ago
- Parser and Viewer for Cadence® Library Exchange Format (LEF) and Design Exchange Format (DEF) integrated circuit (IC) description languag…☆17May 31, 2023Updated 3 years ago
- UVM Auto Generate ; Verify Project Build; Verilog Instance☆36Apr 15, 2020Updated 6 years ago
- Parser for LEF library files☆40Sep 22, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- liberty parser (For parsing IC timing lib file)☆66Jul 24, 2023Updated 3 years ago
- A verilog parser☆19Apr 12, 2024Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆32Mar 21, 2017Updated 9 years ago
- A Python and SKILL Framework for Cadence Virtuoso☆55Dec 13, 2025Updated 8 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆26Aug 5, 2026Updated last week
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- Connect Cadence Virtuoso to a Python client using sockets.☆18Aug 27, 2020Updated 5 years ago
- A toop for LSF data-collection, data-analysis and information display.☆66Jul 28, 2026Updated 2 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆29Jan 2, 2021Updated 5 years ago
- Verilog for a SECDED Hsaio ECC and a DEC ECC. Power, delay, and area are compared for Berkeley MASIC EEW241B - Advanced Digital Integrate…☆55Apr 29, 2015Updated 11 years ago
- Combination of Analog Circuit Sizing and DL.☆18Mar 24, 2023Updated 3 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- ☆33Jun 23, 2023Updated 3 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Convert hand-drawn circuit to computer understandable circuit using Machine Learning☆10Feb 3, 2018Updated 8 years ago
- Code for the second edition of Advanced UVM.☆33Jan 28, 2017Updated 9 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆132Nov 23, 2020Updated 5 years ago
- Novel GUI Based UVM Testbench Template Builder☆155Apr 14, 2021Updated 5 years ago
- IFP (ic flow platform) is an integrated circuit design flow platform, mainly used for IC process specification management and data flow …☆205Jan 28, 2026Updated 6 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆25May 8, 2020Updated 6 years ago
- generate UVM testbench using python☆28Mar 24, 2018Updated 8 years ago
- This repository contains embedded hardware designs auto-created from Circuit Tree web application by random requirements generated from p…☆30Oct 16, 2018Updated 7 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Implements a simple UVM based testbench for a simple memory DUT.☆12Oct 26, 2019Updated 6 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆17Apr 7, 2023Updated 3 years ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 5 months ago
- Free open source EDA tools☆66Oct 1, 2019Updated 6 years ago
- A tiny Python package to parse spice raw data files.☆54Dec 26, 2022Updated 3 years ago
- The shadow map example is written with Qt, It uses QOpenGLWidget as rendering container, requires Qt 5.4 or later.☆13May 12, 2015Updated 11 years ago