jimwang99 / parser-for-chip-designLinks
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆33Updated 10 years ago
Alternatives and similar repositories for parser-for-chip-design
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
Sorting:
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- Intel's Analog Detailed Router☆39Updated 5 years ago
- Automatic generation of real number models from analog circuits☆41Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆55Updated this week
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆32Updated 3 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆58Updated 5 years ago
- ideas and eda software for vlsi design☆50Updated 3 weeks ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆73Updated 4 years ago
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago
- A Standalone Structural Verilog Parser☆93Updated 3 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆119Updated 2 years ago
- LAYout with Gridded Objects☆29Updated 5 years ago
- EDA physical synthesis optimization kit☆59Updated last year
- ☆41Updated 3 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated this week
- Introductory course into static timing analysis (STA).☆94Updated last week
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆90Updated 10 months ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆69Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Running Python code in SystemVerilog☆70Updated last month
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Python Tool for UVM Testbench Generation☆53Updated last year
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Mirror of Synopsys's Liberty parser library☆22Updated 7 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆106Updated 4 years ago
- A Fast C++ Header-only Parser for Standard Parasitic Exchange Format (SPEF).☆56Updated 2 years ago