jimwang99 / parser-for-chip-designLinks
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆32Updated 10 years ago
Alternatives and similar repositories for parser-for-chip-design
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
Sorting:
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- LAYout with Gridded Objects v2☆68Updated 7 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Automatic generation of real number models from analog circuits☆48Updated last year
- Intel's Analog Detailed Router☆40Updated 6 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆71Updated this week
- Mirror of Synopsys's Liberty parser library☆24Updated 7 years ago
- Python Tool for UVM Testbench Generation☆55Updated last year
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 3 years ago
- LAYout with Gridded Objects☆32Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆82Updated 4 years ago
- ☆20Updated 4 years ago
- ideas and eda software for vlsi design☆51Updated this week
- ☆26Updated 4 years ago
- This is a tutorial on standard digital design flow☆83Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆23Updated last year
- SMT-based-STDCELL-Layout-Generator☆18Updated 4 years ago
- ☆51Updated last year
- ☆41Updated 3 years ago
- ☆160Updated 3 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆79Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Introductory course into static timing analysis (STA).☆99Updated 7 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆56Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆46Updated 2 weeks ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Updated 5 years ago