jimwang99 / parser-for-chip-designLinks
A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).
☆31Updated 9 years ago
Alternatives and similar repositories for parser-for-chip-design
Users that are interested in parser-for-chip-design are comparing it to the libraries listed below
Sorting:
- Python-based Verilog Parser (currently Netlist only)☆54Updated 8 years ago
- Mirror of Synopsys's Liberty parser library☆21Updated 6 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- Automatic generation of real number models from analog circuits☆40Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- ☆20Updated 3 years ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 5 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆41Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆38Updated 2 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆70Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- ☆33Updated 5 years ago
- BAG framework☆40Updated 10 months ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- LAYout with Gridded Objects v2☆56Updated 4 months ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- BAG framework☆29Updated 5 months ago
- MATLAB toolbox for interfacing with the Cadence Virtuoso IC Design System☆30Updated 8 years ago
- Simple and most probably incomplete parser for spectre netlists☆16Updated 8 years ago
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆31Updated 3 years ago
- ☆24Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 2 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year