aasthadave9 / Advanced-Physical-Design-Using-OpenLANE-Sky130Links
This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an opensource RTL2GDS flow using OpenLANE and opensource PDK provided by Google/SkyWater130
☆19Updated 4 years ago
Alternatives and similar repositories for Advanced-Physical-Design-Using-OpenLANE-Sky130
Users that are interested in Advanced-Physical-Design-Using-OpenLANE-Sky130 are comparing it to the libraries listed below
Sorting:
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- ☆15Updated 2 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆18Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆14Updated 3 years ago
- ☆166Updated 3 years ago
- A repository aggregating links to essential documentation, tutorials, and research papers for hardware Design Verification.☆25Updated last month
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆43Updated 3 years ago
- This repo provide an index of VLSI content creators and their materials☆157Updated last year
- Curriculum for a university course to teach chip design using open source EDA tools☆110Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆85Updated last year
- ☆116Updated last year
- ☆13Updated 3 years ago
- ☆17Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆66Updated 3 years ago
- SystemVerilog Tutorial☆176Updated this week
- The project is about building an 8-row by 8-bit 6T SRAM memory array, & a 3-to-8 decoder that's used to access the SRAM array. The layout…☆76Updated 3 years ago
- Static Timing Analysis Full Course☆60Updated 2 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆65Updated 3 years ago
- A collection of commonly asked RTL design interview questions☆34Updated 8 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆156Updated last year
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆53Updated last year
- ☆20Updated last year
- ☆48Updated 4 years ago
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- Welcome to the 108 RTL Projects repository! This collection aims to provide a comprehensive set of RTL design projects ranging from simpl…☆23Updated 8 months ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆12Updated last year
- Architectural design of data router in verilog☆30Updated 5 years ago