Ashwin-Rajesh / Verilog_projects
Some beginner projects using verilog HDL, along with some documentation on basic syntax
☆10Updated 3 years ago
Alternatives and similar repositories for Verilog_projects:
Users that are interested in Verilog_projects are comparing it to the libraries listed below
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆22Updated 7 months ago
- ☆17Updated 2 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆24Updated 3 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆16Updated 2 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated this week
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆37Updated 3 years ago
- ☆40Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆14Updated 7 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated last year
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- Complete tutorial code.☆16Updated 9 months ago
- Design a median filter for a Generic RGB image.☆13Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 weeks ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆8Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆37Updated 4 years ago
- FIR Filter in Verilog☆12Updated 5 years ago
- APB UVC ported to Verilator☆11Updated last year
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆16Updated 9 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 2 months ago
- ☆18Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆8Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- To design test bench of the APB protocol☆16Updated 4 years ago
- ☆16Updated 2 years ago