Ashwin-Rajesh / Verilog_projects
Some beginner projects using verilog HDL, along with some documentation on basic syntax
☆10Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Verilog_projects
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆20Updated 5 months ago
- ☆16Updated last year
- ☆39Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆16Updated last year
- Complete tutorial code.☆12Updated 6 months ago
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- APB UVC ported to Verilator☆11Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆22Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- To design test bench of the APB protocol☆15Updated 3 years ago
- SRAM☆20Updated 4 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆60Updated 5 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆27Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆22Updated 3 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- ☆14Updated last month
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆12Updated last year
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- SystemVerilog examples and projects☆17Updated 6 years ago
- ☆34Updated 10 months ago
- ☆10Updated 4 months ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆36Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Python Tool for UVM Testbench Generation☆48Updated 6 months ago