Some beginner projects using verilog HDL, along with some documentation on basic syntax
☆13Jun 13, 2021Updated 4 years ago
Alternatives and similar repositories for Verilog_projects
Users that are interested in Verilog_projects are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 11 months ago
- My personal profile!☆17Oct 25, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated last month
- Sentiment Analysis based on Douban Critics, driven by 100k+ data crawled from Douban.com using Scrapy☆15Jul 4, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- The conventional decision feedback equalizer☆19Dec 29, 2020Updated 5 years ago
- ☆16Aug 15, 2023Updated 2 years ago
- Implementation of the paper "Deep Learning-Based Channel Estimation" (Lab based project)☆11Apr 20, 2020Updated 5 years ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 4 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- 基于vue3全家桶 + 网易云api 实现的在线音乐播放器☆17Oct 9, 2024Updated last year
- Implementing Deep Reinforcement Learning Algorithms in Python for use in the MuJoCo Physics Simulator☆17Dec 18, 2021Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Design Verification Engineer interview preparation guide.☆48Jul 20, 2025Updated 8 months ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- ☆41Feb 28, 2022Updated 4 years ago
- Verilog Project☆21Aug 30, 2021Updated 4 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆112Jul 9, 2023Updated 2 years ago
- Efficient FIR Filter Implementation with SIMD☆25Nov 6, 2022Updated 3 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Jul 18, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Small KVM-based hypervisor, boots Linux (WIP)☆13May 5, 2024Updated last year
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- Debug waveforms with GDB☆30Nov 12, 2025Updated 4 months ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Parallel implementation of Smith–Waterman using OpenMP☆10Oct 28, 2020Updated 5 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆16Oct 22, 2025Updated 5 months ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- deltaV is a bare-metal hypervisor. (Raspberry Pi-3B) [ARMv8-A]☆14May 12, 2024Updated last year
- A Y86-64 processor implemented using Verilog☆16Aug 21, 2021Updated 4 years ago
- RTLMeter benchmark suite☆31Mar 31, 2026Updated last week
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆28Dec 1, 2022Updated 3 years ago
- A CPU on an FPGA that you can play Zork on☆51Dec 31, 2016Updated 9 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago