Ashwin-Rajesh / Verilog_projects
Some beginner projects using verilog HDL, along with some documentation on basic syntax
☆10Updated 3 years ago
Alternatives and similar repositories for Verilog_projects:
Users that are interested in Verilog_projects are comparing it to the libraries listed below
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆22Updated 6 months ago
- Design a median filter for a Generic RGB image.☆13Updated 5 years ago
- ☆16Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆28Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆40Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 months ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆8Updated 4 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆24Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆21Updated 3 years ago
- ☆40Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 2 years ago
- APB UVC ported to Verilator☆11Updated last year
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆16Updated last year
- FIR Filter in Verilog☆12Updated 5 years ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆21Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆21Updated 6 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆10Updated 9 months ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Updated 2 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆12Updated 8 months ago
- ☆15Updated 6 months ago
- ☆11Updated last week
- Platform Level Interrupt Controller☆35Updated 8 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆63Updated 3 years ago
- Complete tutorial code.☆15Updated 8 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆16Updated 8 months ago
- A simple DDR3 memory controller☆53Updated 2 years ago
- ☆35Updated 11 months ago