Some beginner projects using verilog HDL, along with some documentation on basic syntax
☆13Jun 13, 2021Updated 4 years ago
Alternatives and similar repositories for Verilog_projects
Users that are interested in Verilog_projects are comparing it to the libraries listed below
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Jun 22, 2024Updated last year
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24May 2, 2025Updated 9 months ago
- Getting started running RISC-V Linux☆18Apr 15, 2021Updated 4 years ago
- Design Verification Engineer interview preparation guide.☆43Jul 20, 2025Updated 7 months ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- to study xilinx fpga using Zybo Z7-20 board☆14Mar 13, 2024Updated last year
- ☆40Jan 23, 2024Updated 2 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Apr 6, 2023Updated 2 years ago
- The ASN.1 Compiler☆10Nov 14, 2023Updated 2 years ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Jul 18, 2020Updated 5 years ago
- Original RISC-V 1.0 implementation. Not supported.☆42Oct 4, 2018Updated 7 years ago
- Learn the Design of a 6-stage pipelined RISC-V CPU☆17Oct 22, 2025Updated 4 months ago
- ☆12Jan 13, 2025Updated last year
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- This is DreamOS C Version by lizhirui since 2021-05-18☆10Aug 23, 2021Updated 4 years ago
- This project hosts scripts to generate flat tables derived from OpenMRS data used for reporting purposes.☆11Nov 5, 2025Updated 3 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- ☆12Oct 29, 2012Updated 13 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- xv6 ported to x86_64.☆10Jan 9, 2021Updated 5 years ago
- Experimental linux kernel module to mirror evdev inputs☆16Aug 1, 2020Updated 5 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- FPGA raycaster engine written in verilog☆12Apr 19, 2019Updated 6 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- This is the repository for the tutorial that teaches how to set up a Universal application using Django and Nuxt.js☆11Feb 10, 2019Updated 7 years ago
- This project presents the implementation of Quantum Key Distribution (QKD) Protocol:BB84 on FPGA. Quantum Communication Methodology has b…☆13Dec 29, 2022Updated 3 years ago
- Arizona State University CSE320☆11Mar 22, 2015Updated 10 years ago
- deltaV is a bare-metal hypervisor. (Raspberry Pi-3B) [ARMv8-A]☆14May 12, 2024Updated last year
- RTLMeter benchmark suite☆29Jan 25, 2026Updated last month
- FIFO implementation with different clock domains for read and write.☆14Aug 17, 2021Updated 4 years ago
- ☆41Feb 28, 2022Updated 4 years ago