Ashwin-Rajesh / Verilog_projectsLinks
Some beginner projects using verilog HDL, along with some documentation on basic syntax
☆12Updated 4 years ago
Alternatives and similar repositories for Verilog_projects
Users that are interested in Verilog_projects are comparing it to the libraries listed below
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- APB Timer Unit☆12Updated last year
- Design a median filter for a Generic RGB image.☆14Updated 6 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- ☆17Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- Design Verification Engineer interview preparation guide.☆33Updated last month
- ☆42Updated 3 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Updated 2 years ago
- ☆40Updated last year
- FFT algorithm for fpga☆23Updated 4 years ago
- DMA Hardware Description with Verilog☆15Updated 5 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- zero-riscy CPU Core☆16Updated 7 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Structured UVM Course☆47Updated last year
- Platform Level Interrupt Controller☆41Updated last year
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆34Updated 3 months ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆24Updated 2 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- RISC-V Nox core☆68Updated last month
- SystemVerilog Functional Coverage for RISC-V ISA☆30Updated 2 months ago