Ashwin-Rajesh / Verilog_projects
Some beginner projects using verilog HDL, along with some documentation on basic syntax
☆11Updated 3 years ago
Alternatives and similar repositories for Verilog_projects:
Users that are interested in Verilog_projects are comparing it to the libraries listed below
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆22Updated 9 months ago
- ☆17Updated 2 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆8Updated 4 years ago
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆16Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Design a median filter for a Generic RGB image.☆14Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆23Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆25Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆29Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆24Updated 3 years ago
- ☆13Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 2 years ago
- ☆19Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Complete tutorial code.☆17Updated 11 months ago
- ☆40Updated 3 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆17Updated last year
- APB UVC ported to Verilator☆11Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year
- Implementing Different Adder Structures in Verilog☆64Updated 5 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last week
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆14Updated 2 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆30Updated 3 years ago
- FFT algorithm for fpga☆19Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated 10 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆38Updated 3 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆55Updated 2 years ago