spider-tronix / VLSI
RISC V core implementation using Verilog.
☆23Updated 3 years ago
Related projects: ⓘ
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆33Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆25Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆57Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 4 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆57Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆56Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆20Updated 6 years ago
- ☆35Updated 2 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆26Updated 3 years ago
- RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog.☆15Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆59Updated 9 months ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆16Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated this week
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆19Updated 6 years ago
- UART -> AXI Bridge☆52Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆37Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆24Updated 3 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆31Updated last year
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆60Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆20Updated 2 years ago
- ☆25Updated 5 months ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆12Updated last year
- To design test bench of the APB protocol☆16Updated 3 years ago
- SoC Based on ARM Cortex-M3☆24Updated 4 months ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆20Updated 2 years ago