spider-tronix / VLSILinks
RISC V core implementation using Verilog.
☆26Updated 4 years ago
Alternatives and similar repositories for VLSI
Users that are interested in VLSI are comparing it to the libraries listed below
Sorting:
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- An 8 input interrupt controller written in Verilog.☆26Updated 13 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆29Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- ☆25Updated this week
- ☆30Updated last year
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- ☆58Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆15Updated 6 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆42Updated 7 years ago
- Platform Level Interrupt Controller☆40Updated last year
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆25Updated 3 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- EE 260 Winter 2017: Advanced VLSI Design☆63Updated 8 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago