spider-tronix / VLSILinks
RISC V core implementation using Verilog.
☆26Updated 4 years ago
Alternatives and similar repositories for VLSI
Users that are interested in VLSI are comparing it to the libraries listed below
Sorting:
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- Implementing Different Adder Structures in Verilog☆72Updated 6 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- Structured UVM Course☆49Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- Simple cache design implementation in verilog☆49Updated last year
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- ☆17Updated 2 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆32Updated 5 years ago
- Course content for the University of Bristol Design Verification course.☆60Updated last week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated last month
- This is a detailed SystemVerilog course☆118Updated 6 months ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆110Updated last year
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆47Updated 5 months ago
- A Verilog implementation of a processor cache.☆28Updated 7 years ago
- Asynchronous fifo in verilog☆35Updated 9 years ago
- Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM.☆55Updated 5 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆78Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆116Updated 3 years ago