RISC V core implementation using Verilog.
☆29Mar 27, 2021Updated 4 years ago
Alternatives and similar repositories for VLSI
Users that are interested in VLSI are comparing it to the libraries listed below
Sorting:
- Training Neural Networks using Analog circuits☆28Dec 6, 2020Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Aug 23, 2021Updated 4 years ago
- ☆48Apr 7, 2024Updated last year
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆122Nov 23, 2020Updated 5 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 5 years ago
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Dec 10, 2021Updated 4 years ago
- 🧟Zombioo is a 2D game, created using Pygame and Python🧟 …☆10Jan 19, 2022Updated 4 years ago
- ☆10Nov 13, 2025Updated 3 months ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 6 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆82Oct 28, 2023Updated 2 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Dec 30, 2022Updated 3 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆45Feb 22, 2022Updated 4 years ago
- 一个简易的正则表达式引擎!☆10Apr 9, 2017Updated 8 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Jul 19, 2022Updated 3 years ago
- A Cross-Platform Lightweight 2D Tank Multiplayer Game in Python 2/3☆10Oct 24, 2020Updated 5 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- UVM☆13Mar 16, 2020Updated 5 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆10Mar 7, 2017Updated 8 years ago
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 2 years ago
- Deep Learning & VLSI Crash Course for New Members☆40Aug 6, 2025Updated 6 months ago
- ARM's GCC Sample Code☆14Apr 1, 2013Updated 12 years ago
- General Purpose IO with APB4 interface☆15May 10, 2024Updated last year
- SpringBoot + Vue3.2 + Element Plus 微商城 SaaS 系统☆10Sep 7, 2022Updated 3 years ago
- Seismo-acoustic array processing routines☆11Dec 5, 2023Updated 2 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- FIR Filter in Verilog☆15Nov 17, 2019Updated 6 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- Utility for accessing standard Linux spidev devices from userspace.☆11Jan 18, 2017Updated 9 years ago
- Documentation for the 2025 IEEE SSCS Chipathon Track on MOSbius☆13Sep 6, 2025Updated 5 months ago
- ☆13May 5, 2023Updated 2 years ago
- Repository for sample code for an N-tier architecture☆14Jul 8, 2023Updated 2 years ago
- https://github.com/lynnpepin/reso made in rust☆15Feb 23, 2022Updated 4 years ago
- ViPeR 32-bit Pipelined RISC-V CPU☆12Jun 30, 2025Updated 8 months ago
- study uvm step by step☆10Mar 28, 2019Updated 6 years ago
- A boilerplate for my TIC-80 projects☆10Apr 9, 2020Updated 5 years ago