adithyasunil26 / Y86-64-Processor
A Y86-64 processor implemented using Verilog
☆17Updated 3 years ago
Alternatives and similar repositories for Y86-64-Processor:
Users that are interested in Y86-64-Processor are comparing it to the libraries listed below
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Updated 5 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12Updated 5 years ago
- The template for VLSI project☆17Updated 5 years ago
- The official NaplesPU hardware code repository☆15Updated 5 years ago
- ☆20Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- verilog/FPGA hardware description for very simple GPU☆17Updated 5 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆22Updated 9 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- TEMPORARY FORK of the riscv-compliance repository☆25Updated 4 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 3 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆22Updated last week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- Implementation of a cache memory in verilog☆13Updated 7 years ago
- OpenSPARC-based SoC☆65Updated 10 years ago
- SRAM☆8Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆52Updated 7 months ago
- fpga verilog risc-v rv32i cpu☆11Updated last year
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆10Updated last year
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- A Verilog implementation of a processor cache.☆25Updated 7 years ago
- This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog☆11Updated last month
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆12Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆27Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆36Updated 2 years ago
- Platform Level Interrupt Controller☆38Updated 10 months ago