adithyasunil26 / Y86-64-Processor
A Y86-64 processor implemented using Verilog
☆17Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Y86-64-Processor
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆22Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆44Updated 3 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 5 years ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated last month
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- Implementation of a cache memory in verilog☆13Updated 6 years ago
- SRAM☆20Updated 4 years ago
- Multi-Voltage and Multi-Threshold Low Power Design Techniques for ORCA Processor Based on 32 nm Technology☆17Updated last year
- Generic AXI master stub☆19Updated 10 years ago
- Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor.☆12Updated last year
- TEMPORARY FORK of the riscv-compliance repository☆16Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆16Updated last year
- A simple 5-stage Pipeline RISC-V core☆16Updated 3 years ago
- SystemC to Verilog Synthesizable Subset Translator☆9Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆59Updated last month
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆13Updated 8 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆10Updated 4 years ago
- ☆37Updated 5 years ago
- Verilog RTL Design☆24Updated 3 years ago
- The memory model was leveraged from micron.☆19Updated 6 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- ☆11Updated 2 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 3 years ago
- A Verilog implementation of a processor cache.☆19Updated 6 years ago
- RISC-V soft-core PEs for TaPaSCo☆15Updated 5 months ago
- My notes for DDR3 SDRAM controller☆25Updated last year
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated 2 years ago