A Y86-64 processor implemented using Verilog
☆16Aug 21, 2021Updated 4 years ago
Alternatives and similar repositories for Y86-64-Processor
Users that are interested in Y86-64-Processor are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 5 months ago
- Dual-core 16-bit RISC processor☆12Jul 21, 2024Updated last year
- This is an implementation of Y86 instruction set in Verilog HDL.☆11Feb 28, 2018Updated 8 years ago
- 32-bit RISC-V based processor with memory controler☆16Sep 2, 2022Updated 3 years ago
- ☆12Dec 30, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 基于UDP实现可靠传输RUDP☆13Jul 20, 2023Updated 2 years ago
- ICS_2020_PJ☆11Dec 25, 2020Updated 5 years ago
- This repository contains all the materials related to the basic MOSFET theory, CMOS technology, circuit and layout design, and basic PDK …☆14Dec 15, 2023Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆15Dec 8, 2020Updated 5 years ago
- An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)☆11Mar 7, 2017Updated 9 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- Some beginner projects using verilog HDL, along with some documentation on basic syntax☆14Jun 13, 2021Updated 4 years ago
- 2020年 MIT-6.S801 实验代码仓库☆18Jan 17, 2022Updated 4 years ago
- ☆17Sep 19, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Windows Mobile Emulator source code that MS released. Modified to work with VS2022.☆16Mar 11, 2023Updated 3 years ago
- Y86-64 Tools: assembler, simulator, Verilog designs☆19Nov 8, 2018Updated 7 years ago
- A nim module to handle polynomials☆13Jun 7, 2022Updated 3 years ago
- ☆25Oct 26, 2021Updated 4 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- Schematic, Layout Design & Simulation in 180nm Technology☆23Nov 21, 2020Updated 5 years ago
- KPU - the RISC based Open Source CPU☆17Nov 4, 2017Updated 8 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Digital Design Labs☆25Dec 21, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 8 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆26May 2, 2025Updated last year
- EC499: Major Project☆11Jun 25, 2023Updated 2 years ago
- A fully scriptable UEFI bootloader.☆14Aug 30, 2024Updated last year
- A Batch to native 16-bit x86 compiler, made in Rust.☆11Apr 17, 2023Updated 3 years ago
- A pipeline CPU in Verilog for the Y86 instruction set.☆28Dec 18, 2014Updated 11 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆50Jan 31, 2022Updated 4 years ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆131Nov 23, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆20Nov 23, 2022Updated 3 years ago
- ☆17May 22, 2026Updated last week
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆31Oct 18, 2018Updated 7 years ago
- Currently unfinished GPU based C compiler☆17Aug 4, 2025Updated 9 months ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 7 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago