☆15Apr 8, 2023Updated 3 years ago
Alternatives and similar repositories for openroad_vsd_7nmContest
Users that are interested in openroad_vsd_7nmContest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- ☆11Mar 3, 2025Updated last year
- ☆10Jan 19, 2024Updated 2 years ago
- ☆14Apr 13, 2025Updated last year
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆15Aug 7, 2024Updated 2 years ago
- ☆18Jun 12, 2023Updated 3 years ago
- Verilog implementation of a pre-trained handwritten digit recognition simple neural network.☆35Dec 26, 2023Updated 2 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 8 months ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆16Jul 21, 2022Updated 4 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆17Aug 13, 2023Updated 3 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆16May 17, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆17Apr 19, 2026Updated 3 months ago
- Tensor Processing Unit implementation in Verilog☆16Updated this week
- ☆63Jul 11, 2025Updated last year
- This repository contains examples of bare metal source code for ADC as described in TB3209 document from Microchip. The code examples wer…☆15Mar 10, 2021Updated 5 years ago
- ☆22May 25, 2023Updated 3 years ago
- Eis Computer☆15Apr 26, 2023Updated 3 years ago
- ☆17Jan 13, 2024Updated 2 years ago
- ☆11May 31, 2016Updated 10 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Nov 26, 2025Updated 8 months ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- ☆22Oct 20, 2025Updated 9 months ago
- An 8-Bit CPU implemented in an FPGA☆22Jun 8, 2020Updated 6 years ago
- ☆16May 6, 2026Updated 3 months ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆19Feb 22, 2024Updated 2 years ago
- ☆19Nov 1, 2025Updated 9 months ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Advanced Integrated Circuits 2024☆23Nov 16, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Design of 6T, 8T and 10T SRAM Cells with Static Noise Margin Analysis☆17Dec 9, 2022Updated 3 years ago
- SAT solver based on CDCL in Python with Conflict Driven Clause Learning, clever Heuristics - VSIDS, 2 - Literal watch advanced data struc…☆21Sep 16, 2020Updated 5 years ago
- This repository contains examples of bare metal source code for USART as described in TB3216 document from Microchip. The code examples w…☆16Dec 21, 2020Updated 5 years ago
- ☆43May 26, 2018Updated 8 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆133Dec 17, 2023Updated 2 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆19Mar 26, 2026Updated 4 months ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago