☆16Apr 8, 2023Updated 3 years ago
Alternatives and similar repositories for openroad_vsd_7nmContest
Users that are interested in openroad_vsd_7nmContest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- ☆19Oct 20, 2025Updated 5 months ago
- ☆14Apr 13, 2025Updated last year
- ☆11Mar 3, 2025Updated last year
- ☆15Mar 9, 2026Updated last month
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Eis Computer☆17Apr 26, 2023Updated 2 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆15Jul 21, 2022Updated 3 years ago
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 4 months ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Mar 26, 2026Updated 3 weeks ago
- ☆11Jan 19, 2024Updated 2 years ago
- Superscalar Out-of-Order NPU Design on FPGA☆13May 17, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated last year
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 10 months ago
- ☆18Oct 9, 2025Updated 6 months ago
- ☆21May 25, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Open Source VLSI Tools☆29Feb 6, 2021Updated 5 years ago
- ☆12May 31, 2016Updated 9 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Jan 13, 2024Updated 2 years ago
- This repository is dedicated to VLSI ASIC Design Flow using open-source tools! Here, we embark on a journey that starts with specificatio…☆31Jan 23, 2024Updated 2 years ago
- An 8-Bit CPU implemented in an FPGA☆21Jun 8, 2020Updated 5 years ago
- ☆18Jun 12, 2023Updated 2 years ago
- This repository contains examples of bare metal source code for ADC as described in TB3209 document from Microchip. The code examples wer…☆15Mar 10, 2021Updated 5 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated 8 months ago
- ☆19Jul 12, 2024Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆126Dec 17, 2023Updated 2 years ago
- Real-Time Image Processing for ASIC/FGPA☆24Feb 23, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- This repository contains examples of bare metal source code for USART as described in TB3216 document from Microchip. The code examples w…☆16Dec 21, 2020Updated 5 years ago
- SAT solver based on CDCL in Python with Conflict Driven Clause Learning, clever Heuristics - VSIDS, 2 - Literal watch advanced data struc…☆21Sep 16, 2020Updated 5 years ago
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 8 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- ☆43May 26, 2018Updated 7 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆77Mar 21, 2024Updated 2 years ago