☆16Apr 8, 2023Updated 2 years ago
Alternatives and similar repositories for openroad_vsd_7nmContest
Users that are interested in openroad_vsd_7nmContest are comparing it to the libraries listed below
Sorting:
- This repository contains all the information studied and created during the [Advanced Physical Design Using OpenLANE / SKY130](https://ww…☆17Jan 30, 2023Updated 3 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 3 years ago
- ☆17Jul 12, 2024Updated last year
- ☆14Feb 23, 2026Updated last week
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆15Oct 15, 2025Updated 4 months ago
- ☆14Apr 13, 2025Updated 10 months ago
- ☆11Mar 3, 2025Updated last year
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 11 months ago
- These benchmarks were used as a part of the ICCAD23 Contest Problem C ML for static IR drop prediction☆17Feb 22, 2024Updated 2 years ago
- Pipelined MIPS architecture created in Verilog. Includes data forwarding and hazard detection.☆16Apr 1, 2018Updated 7 years ago
- ☆11Jan 19, 2024Updated 2 years ago
- RV32I[M][A][C][V]Zicntr[_Zicond]_Zicsr_Zihpm[_Zcb][_Zkne][_Xosvm] processor☆16Updated this week
- This repository contains examples of bare metal source code for ADC as described in TB3209 document from Microchip. The code examples wer…☆15Mar 10, 2021Updated 4 years ago
- "Mastering Verilog Programming for Digital Circuit Design: RTL and TestBench Codes Practice with HDL-BITS"☆16Aug 13, 2023Updated 2 years ago
- Design & Implementation of Multi Clock Domain System using Verilog HDL☆13Oct 4, 2023Updated 2 years ago
- A Verilog implementation of a pipelined MIPS processor☆11Oct 20, 2017Updated 8 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- Eis Computer☆17Apr 26, 2023Updated 2 years ago
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆14Nov 13, 2024Updated last year
- ☆15Jan 1, 2023Updated 3 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆60Jul 5, 2024Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆76Mar 21, 2024Updated last year
- Custom 64-bit pipelined RISC processor☆18Dec 8, 2025Updated 2 months ago
- APB master and slave developed in RTL.☆22Oct 25, 2025Updated 4 months ago
- ☆15Jul 14, 2024Updated last year
- ☆18Jun 12, 2023Updated 2 years ago
- 8x PLL Clock Multiplier PLL Design with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving…☆14Jul 21, 2022Updated 3 years ago
- Build script to compile an up-to-date RISC-V GCC toolchain on Debian / Ubuntu with rv32e, rv32i and rv64i architectures and ilp32e, ilp3…☆11Aug 5, 2025Updated 7 months ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆16Apr 12, 2020Updated 5 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- ☆17Jan 13, 2024Updated 2 years ago
- RV64IMAC modelling using System Verilog HDL☆24Aug 10, 2024Updated last year
- ☆16Oct 9, 2025Updated 4 months ago
- To design test bench of the APB protocol☆18Dec 30, 2020Updated 5 years ago
- This repository contains examples of bare metal source code for USART as described in TB3216 document from Microchip. The code examples w…☆16Dec 21, 2020Updated 5 years ago
- ☆12May 31, 2016Updated 9 years ago