zhaijw18 / mcpat-calib-publicLinks
A RISC-V BOOM Microarchitecture Power Modeling Framework
☆26Updated 2 years ago
Alternatives and similar repositories for mcpat-calib-public
Users that are interested in mcpat-calib-public are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- An integrated CGRA design framework☆90Updated 3 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- The open-sourced version of BOOM-Explorer☆42Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆42Updated 3 months ago
- A list of our chiplet simulaters☆33Updated 3 weeks ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆33Updated last month
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- ☆56Updated 3 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆151Updated last week
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆71Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- ☆46Updated 2 weeks ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆29Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆121Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆84Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- ☆24Updated last month
- 关于移植模型至gemmini的文档☆28Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 9 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated last year