zhaijw18 / mcpat-calib-publicLinks
A RISC-V BOOM Microarchitecture Power Modeling Framework
☆24Updated 2 years ago
Alternatives and similar repositories for mcpat-calib-public
Users that are interested in mcpat-calib-public are comparing it to the libraries listed below
Sorting:
- An integrated CGRA design framework☆89Updated 2 months ago
- ☆32Updated this week
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- A list of our chiplet simulaters☆32Updated 2 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- DRA+RISC-V Exploration Framework☆16Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- ☆44Updated this week
- ☆53Updated 2 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆36Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 11 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆29Updated 7 months ago
- RTL generator for SpGEMM☆12Updated 4 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆73Updated 2 years ago