zhaijw18 / mcpat-calib-publicLinks
A RISC-V BOOM Microarchitecture Power Modeling Framework
☆30Updated 2 years ago
Alternatives and similar repositories for mcpat-calib-public
Users that are interested in mcpat-calib-public are comparing it to the libraries listed below
Sorting:
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- A list of our chiplet simulaters☆44Updated 4 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- An integrated CGRA design framework☆91Updated 7 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆102Updated 6 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆70Updated 2 weeks ago
- A toolchain for rapid design space exploration of chiplet architectures☆66Updated 3 months ago
- ☆49Updated 3 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆63Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated last week
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- ☆60Updated 7 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 8 months ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆62Updated 3 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆82Updated 4 years ago
- ☆48Updated 5 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆93Updated 2 weeks ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- gem5 repository to study chiplet-based systems☆84Updated 6 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆42Updated 3 months ago
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆54Updated 8 months ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago