zhaijw18 / mcpat-calib-publicLinks
A RISC-V BOOM Microarchitecture Power Modeling Framework
☆30Updated 2 years ago
Alternatives and similar repositories for mcpat-calib-public
Users that are interested in mcpat-calib-public are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- An integrated CGRA design framework☆91Updated 8 months ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆145Updated 2 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- A list of our chiplet simulaters☆44Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated last year
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆64Updated 5 months ago
- ☆53Updated 5 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆71Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆68Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆163Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆68Updated 3 months ago
- ☆61Updated 8 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆91Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆56Updated 8 months ago
- ☆32Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 3 months ago
- ☆50Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆21Updated 8 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆81Updated 8 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 2 years ago