Alternatives and similar repositories for MacroRank

Users that are interested in MacroRank are comparing it to the libraries listed below

• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆148Updated 5 months ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆84Updated last year
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆58Updated 3 years ago
• ABKGroup / TritonRoute-WXL
  ☆34Updated 5 years ago
• cuhk-eda / cu-gr-2
  ☆48Updated last year
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆140Updated 2 years ago
• laiyao1 / MaskPlace
  ☆66Updated 2 years ago
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆53Updated last year
• magical-eda / UT-AnLay
  Analog Placement Quality Prediction
  ☆25Updated 2 years ago
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆46Updated 2 months ago
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆58Updated 5 months ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆140Updated 2 years ago
• CMACH508 / DeepTH
  ☆17Updated last year
• MIRALab-USTC / AI4EDA-EfficientPlace
  This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".
  ☆34Updated last year
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆76Updated 2 weeks ago
• CODA-Team / AncstrGNN_benchmark
  Analog IC symmetry extraction benchmark of AncstrGNN
  ☆10Updated last year
• ycchen218 / EDA-Congestion-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.
  ☆21Updated last year
• sorarain / RoutePlacer
  ☆17Updated last year
• cuhk-eda / GCS-Timer
  ☆25Updated 5 months ago
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆22Updated 2 years ago
• The-OpenROAD-Project / RePlAce
  RePlAce global placement tool
  ☆242Updated 5 years ago
• ABKGroup / PlacementEssentialReadings
  ☆58Updated 4 years ago
• ABKGroup / BlobPlacement
  ☆15Updated last year
• daeyeon22 / artificial_netlist_generator
  Artificial Netlist Generator
  ☆44Updated last year
• Thinklab-SJTU / EDA-AI
  Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.
  ☆282Updated 2 weeks ago
• EricLu1218 / Physical_Design_Automation
  NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…
  ☆42Updated 3 months ago
• laiyao1 / ChiPFormer
  The release for ICML 2023 paper
  ☆48Updated last year
• bu-icsg / TAP-2.5D
  ☆38Updated 4 years ago
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆33Updated 2 years ago
• mgwoo / RePlAce
  ☆10Updated 3 years ago