PKU-IDEA / MacroRank
Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
☆16Updated last year
Alternatives and similar repositories for MacroRank:
Users that are interested in MacroRank are comparing it to the libraries listed below
- ☆29Updated 4 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆119Updated 3 months ago
- Artificial Netlist Generator☆37Updated last year
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆31Updated 4 months ago
- ☆14Updated 10 months ago
- ☆12Updated 6 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆70Updated 7 months ago
- ☆44Updated last year
- ☆63Updated last year
- ☆10Updated 3 years ago
- ☆29Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated 2 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 7 months ago
- GPU-based logic synthesis tool☆81Updated 8 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆29Updated last month
- ☆11Updated 9 months ago
- ☆53Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 5 years ago
- The release for ICML 2023 paper☆46Updated 9 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆128Updated 2 years ago
- Analog Placement Quality Prediction☆20Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- ☆12Updated 9 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆65Updated 5 months ago
- ☆16Updated 6 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆10Updated 6 months ago