PKU-IDEA / MacroRank
Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
☆16Updated last year
Alternatives and similar repositories for MacroRank:
Users that are interested in MacroRank are comparing it to the libraries listed below
- ☆52Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 6 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆28Updated 3 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆115Updated 2 months ago
- ☆28Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 6 months ago
- ☆13Updated 9 months ago
- Analog Placement Quality Prediction☆20Updated last year
- ☆28Updated last year
- ☆44Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 6 months ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- Artificial Netlist Generator☆36Updated 11 months ago
- ☆61Updated last year
- ☆12Updated 6 years ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆62Updated 4 months ago
- ☆29Updated last year
- ☆24Updated last year
- ☆11Updated 8 months ago
- Timing prediction dataset download and instructions.☆13Updated last year
- GPU-based logic synthesis tool☆81Updated 7 months ago
- The release for ICML 2023 paper☆44Updated 8 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆25Updated last year
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆28Updated last year
- ☆20Updated 4 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆44Updated last year