PKU-IDEA / MacroRank
Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
☆16Updated last year
Alternatives and similar repositories for MacroRank:
Users that are interested in MacroRank are comparing it to the libraries listed below
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- ☆26Updated 4 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆109Updated last month
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆26Updated 2 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆26Updated 2 years ago
- ☆59Updated last year
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated 5 months ago
- ☆40Updated last year
- ☆13Updated 8 months ago
- ☆51Updated 3 years ago
- Artificial Netlist Generator☆36Updated 10 months ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 5 months ago
- GPU-based logic synthesis tool☆79Updated 6 months ago
- ☆10Updated 2 years ago
- Analog Placement Quality Prediction☆20Updated last year
- The release for ICML 2023 paper☆42Updated 7 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆62Updated 3 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆19Updated last year
- Timing prediction dataset download and instructions.☆13Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆126Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- VLSI EDA Global Router☆71Updated 7 years ago
- ☆20Updated 3 months ago
- ☆29Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆132Updated last year
- ☆11Updated 6 years ago
- 2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …☆28Updated last year
- GPU-Accelerated Global Router☆12Updated 2 months ago
- Mirror of the Si2 LEF/DEF parser (v5.8)☆13Updated 3 years ago