PKU-IDEA / MacroRankLinks
Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
☆17Updated 2 years ago
Alternatives and similar repositories for MacroRank
Users that are interested in MacroRank are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆154Updated this week
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆86Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆59Updated 3 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆60Updated 7 months ago
- ☆35Updated 5 years ago
- ☆17Updated last year
- ☆25Updated last month
- ☆68Updated 2 weeks ago
- ☆15Updated last year
- ☆61Updated 4 years ago
- ☆48Updated 2 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆34Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆76Updated last week
- CUGR, VLSI Global Routing Tool Developed by CUHK☆142Updated 2 years ago
- RePlAce global placement tool☆246Updated 5 years ago
- ☆17Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆31Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆141Updated 2 years ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆26Updated last week
- GPU-based logic synthesis tool☆97Updated last month
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆295Updated 2 weeks ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆54Updated last year
- Artificial Netlist Generator☆46Updated last year
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆289Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆48Updated 3 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Updated last year
- Encoder-decoder based generative networks for static and transient thermal analysis☆23Updated 2 years ago
- The first version of TritonPart☆31Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆34Updated 2 years ago