PKU-IDEA / MacroRankLinks
Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)
☆17Updated 2 years ago
Alternatives and similar repositories for MacroRank
Users that are interested in MacroRank are comparing it to the libraries listed below
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- ☆31Updated 4 years ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆50Updated 2 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆48Updated 9 months ago
- ☆66Updated 2 years ago
- ☆24Updated 2 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆70Updated 2 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆16Updated last year
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆264Updated last month
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- ☆57Updated 4 years ago
- ☆46Updated last year
- Artificial Netlist Generator☆40Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated last year
- ☆17Updated 11 months ago
- The release for ICML 2023 paper☆48Updated last year
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆24Updated last year
- GPU-based logic synthesis tool☆90Updated 3 weeks ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆28Updated 2 years ago
- RePlAce global placement tool☆237Updated 5 years ago
- ☆14Updated last year
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆278Updated 3 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆43Updated 3 weeks ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year