A tool to compile your RTL files into GDSII layouts.
☆12Sep 9, 2025Updated last year
Alternatives and similar repositories for RTL2GDS
Users that are interested in RTL2GDS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆22Aug 3, 2026Updated 3 months ago
- ☆10Jul 23, 2025Updated last year
- only display GPU☆10Mar 6, 2025Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- ☆34Dec 16, 2021Updated 4 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Updated this week
- A Customized ASIC framework for Retro Stuff☆39Updated this week
- Open-source CFET standard-cell PDK with backside power delivery and CFlex track-mixing libraries for RTL-to-GDS DTCO.☆16Oct 21, 2026Updated 3 weeks ago
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- "Finding Reusable Instructions via E-Graph Anti-Unification", ASPLOS'26☆13Feb 25, 2026Updated 8 months ago
- ☆13Nov 7, 2026Updated last week
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A simple tui used for sdb in the ysyx project's nemu or npc.☆10Mar 11, 2024Updated 2 years ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆37Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- Clang wrapper with i18n support Clang国际化支持插件☆14Updated this week
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- ☆98Nov 12, 2025Updated last year
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- An open-hardware co-design framework for deploying PyTorch models on RISC-V SoCs with custom ML accelerators, enabling rapid design spac…☆15Feb 12, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An RTL-to-Chip Silicon Design Solution.☆83Updated this week
- The specification for the FIRRTL language☆68Updated this week
- An open-source EDA infrastructure and tools from netlist to GDS☆562Jul 9, 2026Updated 4 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- Generate Linux Perf event tables for Apple Silicon☆20Dec 16, 2025Updated 10 months ago
- A sample of using VGA mode 13h on a QEMU RISC-V virt machine.☆16Jun 24, 2025Updated last year
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 11 months ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- ☆22Dec 27, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- 55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education…☆332Nov 3, 2026Updated last week
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- ☆45Sep 1, 2026Updated 2 months ago
- Top level CedarEDA integration package☆29Oct 22, 2024Updated 2 years ago
- ☆15Jul 28, 2026Updated 3 months ago
- ☆17Mar 26, 2025Updated last year
Are these results useful?