A tool to compile your RTL files into GDSII layouts.
☆12Sep 9, 2025Updated last year
Alternatives and similar repositories for RTL2GDS
Users that are interested in RTL2GDS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆22Aug 3, 2026Updated 2 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 9 months ago
- ☆10Jul 23, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆34Dec 16, 2021Updated 4 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Zhuofan Lin and Shiju Lin, "GPU-Accelerated Efficient Transduction for Logic Optimization", Design, Automation & Test in Europe Conferenc…☆14Sep 19, 2026Updated last month
- only display GPU☆10Mar 6, 2025Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆46Jan 13, 2023Updated 3 years ago
- Jev VAD: client-side turn detection for Agora Conversational AI — manual SoS/EoS and semantic barge-in judged by TypeSafe Jev☆23Sep 23, 2026Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- The specification for the FIRRTL language☆68Updated this week
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆37Jun 17, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆13Feb 13, 2020Updated 6 years ago
- (NSCSCC 2026) A high-performance out-of-order superscalar LA32R processor for AI Agents☆29Sep 2, 2026Updated last month
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆70Mar 2, 2023Updated 3 years ago
- Top level CedarEDA integration package☆28Oct 22, 2024Updated 2 years ago
- Verilog in your browser — fully client-side. A browser-based Verilog simulator built by compiling Icarus Verilog to WebAssembly☆25Updated this week
- Generate Linux Perf event tables for Apple Silicon☆20Dec 16, 2025Updated 10 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆32Feb 25, 2022Updated 4 years ago
- ☆22Dec 27, 2024Updated last year
- ☆17Mar 26, 2025Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- A Customized ASIC framework for Retro Stuff☆37Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆124Apr 1, 2024Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆172Jul 8, 2026Updated 3 months ago
- ☆15Jul 28, 2026Updated 2 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- 55nm CMOS Open Source PDK for Digital, Analog, and Mixed-Signal Circuit Design. It supports an open-source RTL2GDS workflow for education…☆312Updated this week
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated 2 years ago
- An RTL-to-Chip Silicon Design Solution.☆79Updated this week
- ☆20Feb 25, 2026Updated 7 months ago
- ☆98Nov 12, 2025Updated 11 months ago
- The Repository contains the code of various Digital Circuits☆14Aug 7, 2023Updated 3 years ago