ekiwi / rtl-fuzz-labLinks
A Modular Open-Source Hardware Fuzzing Framework
☆36Updated 3 years ago
Alternatives and similar repositories for rtl-fuzz-lab
Users that are interested in rtl-fuzz-lab are comparing it to the libraries listed below
Sorting:
- ☆25Updated 7 months ago
- Testing processors with Random Instruction Generation☆48Updated last month
- Code repository for Coppelia tool☆23Updated 5 years ago
- A Modeling and Verification Platform for SoCs using ILAs☆80Updated last year
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- ☆20Updated last year
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆92Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- ILA Model Database☆24Updated 5 years ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 6 months ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- RTLCheck☆23Updated 7 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆27Updated 4 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated this week
- ☆19Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆21Updated last year
- A tool for synthesizing Verilog programs☆106Updated 2 months ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆110Updated this week
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆32Updated 7 months ago
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- Fast Symbolic Repair of Hardware Design Code☆28Updated 9 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆91Updated this week
- Fuzzing for SpinalHDL☆17Updated 3 years ago
- Equivalence checking with Yosys☆51Updated last month
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆106Updated last month
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 5 months ago