A Modular Open-Source Hardware Fuzzing Framework
☆38Dec 14, 2021Updated 4 years ago
Alternatives and similar repositories for rtl-fuzz-lab
Users that are interested in rtl-fuzz-lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- rfuzz: coverage-directed fuzzing for RTL research platform☆113May 12, 2022Updated 4 years ago
- ☆16May 2, 2026Updated 2 months ago
- ☆16Mar 23, 2026Updated 3 months ago
- ☆91Jan 20, 2023Updated 3 years ago
- ☆26Mar 1, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Jul 11, 2021Updated 4 years ago
- Automated Repair of Verilog Hardware Descriptions☆39Jan 16, 2025Updated last year
- Code repository for Coppelia tool☆24Nov 12, 2020Updated 5 years ago
- ☆103May 27, 2024Updated 2 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆63Aug 18, 2025Updated 10 months ago
- ☆13Apr 25, 2025Updated last year
- Our repository for NSCSCC☆21Feb 22, 2025Updated last year
- Hack@DAC 2021☆20Jul 24, 2024Updated last year
- Project Repo for the Simulator Independent Coverage Research☆21Feb 28, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆52Apr 22, 2025Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated last year
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- (System)Verilog to Chisel translator☆121May 20, 2022Updated 4 years ago
- PoC for Paper: BunnyHop Exploiting the Instruction Prefetcher (USENIX Security 2023)☆14Aug 17, 2023Updated 2 years ago
- ☆42Dec 21, 2025Updated 6 months ago
- 💾 FreeRTOS port for the NEORV32 RISC-V Processor.☆15Jun 29, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Mar 17, 2022Updated 4 years ago
- FortifyPatch: Towards Tamper-resistant Live Patching in Linux-based Hypervisor.☆18Sep 22, 2025Updated 9 months ago
- Run rocket-chip on FPGA☆76Nov 16, 2025Updated 7 months ago
- Code for Visual Information Hiding Based on Obfuscating Adversarial Perturbations☆13Jan 9, 2024Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆27Nov 26, 2025Updated 7 months ago
- 多媒体立体防护平台☆13May 22, 2025Updated last year
- ☆26Feb 19, 2026Updated 4 months ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- Fix syntax errors of LLM-generated RTL☆53May 23, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Useful utilities for BAR projects☆31Jan 3, 2024Updated 2 years ago
- ☆30Jan 30, 2025Updated last year
- A Manual on Surviving in CS of NWPU☆57Aug 8, 2023Updated 2 years ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 3 years ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆40May 17, 2024Updated 2 years ago
- ☆53Jan 16, 2025Updated last year
- Artifacts for Cascade: CPU Fuzzing via Intricate Program Generation (USENIX Security 2024)☆142Aug 30, 2024Updated last year