ekiwi / rtl-fuzz-lab
A Modular Open-Source Hardware Fuzzing Framework
☆32Updated 3 years ago
Alternatives and similar repositories for rtl-fuzz-lab:
Users that are interested in rtl-fuzz-lab are comparing it to the libraries listed below
- Project Repo for the Simulator Independent Coverage Research☆18Updated 2 years ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- ☆32Updated last month
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 4 months ago
- Testing processors with Random Instruction Generation☆35Updated last week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆16Updated 2 weeks ago
- rfuzz: coverage-directed fuzzing for RTL research platform☆103Updated 2 years ago
- ☆17Updated 3 years ago
- Test suite containing a reproduction of all major transient-execution attacks in RISC-V and CHERI-RISC-V assembly☆14Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated last month
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆31Updated 2 weeks ago
- RTLCheck☆20Updated 6 years ago
- ☆17Updated 9 months ago
- ☆17Updated 8 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆17Updated last month
- Simple UVM environment for experimenting with Verilator.☆18Updated 2 months ago
- ☆26Updated 7 years ago
- ILA Model Database☆22Updated 4 years ago
- The RTL source for AnyCore RISC-V☆31Updated 3 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Chisel implementation of AES☆23Updated 4 years ago
- ☆27Updated 3 months ago