ekiwi / rtl-fuzz-labLinks
A Modular Open-Source Hardware Fuzzing Framework
☆36Updated 4 years ago
Alternatives and similar repositories for rtl-fuzz-lab
Users that are interested in rtl-fuzz-lab are comparing it to the libraries listed below
Sorting:
- rfuzz: coverage-directed fuzzing for RTL research platform☆112Updated 3 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆96Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆81Updated last year
- ☆20Updated last year
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆112Updated last month
- ☆26Updated 8 months ago
- Testing processors with Random Instruction Generation☆50Updated last month
- ☆33Updated 9 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆22Updated last year
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆116Updated 7 months ago
- ☆17Updated 2 years ago
- ILA Model Database☆24Updated 5 years ago
- The SoC used for the beta phase of Hack@DAC 2018.☆18Updated 5 years ago
- Code repository for Coppelia tool☆23Updated 5 years ago
- Project Repo for the Simulator Independent Coverage Research☆21Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Updated 11 months ago
- Fuzzing for SpinalHDL☆17Updated 3 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆33Updated 4 months ago
- ☆82Updated last year
- Chisel implementation of AES☆23Updated 5 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆21Updated 2 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆34Updated 8 months ago
- RTLCheck☆23Updated 7 years ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- Chisel Learning Journey☆111Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Updated 6 months ago