ekiwi / rtl-fuzz-labLinks
A Modular Open-Source Hardware Fuzzing Framework
☆33Updated 3 years ago
Alternatives and similar repositories for rtl-fuzz-lab
Users that are interested in rtl-fuzz-lab are comparing it to the libraries listed below
Sorting:
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆17Updated 2 years ago
- ☆12Updated 8 months ago
- Project Repo for the Simulator Independent Coverage Research☆19Updated 2 years ago
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆12Updated 2 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 7 months ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 weeks ago
- Code repository for Coppelia tool☆23Updated 4 years ago
- ☆18Updated 11 months ago
- RTLCheck☆22Updated 6 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- ☆19Updated 10 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated last week
- ☆11Updated 3 years ago
- Fast Symbolic Repair of Hardware Design Code☆23Updated 4 months ago
- Testing processors with Random Instruction Generation☆37Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- ☆17Updated 3 years ago
- Equivalence checking with Yosys☆43Updated 3 weeks ago
- ☆33Updated 2 months ago
- The SoC used for the beta phase of Hack@DAC 2018.☆17Updated 5 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- ILA Model Database☆22Updated 4 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- CoreIR Symbolic Analyzer☆72Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month