ekiwi / rtl-fuzz-labView external linksLinks
A Modular Open-Source Hardware Fuzzing Framework
☆36Dec 14, 2021Updated 4 years ago
Alternatives and similar repositories for rtl-fuzz-lab
Users that are interested in rtl-fuzz-lab are comparing it to the libraries listed below
Sorting:
- rfuzz: coverage-directed fuzzing for RTL research platform☆113May 12, 2022Updated 3 years ago
- ☆14Sep 3, 2024Updated last year
- ☆88Jan 20, 2023Updated 3 years ago
- ☆25Mar 1, 2023Updated 2 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆12Apr 25, 2025Updated 9 months ago
- Our repository for NSCSCC☆19Feb 22, 2025Updated 11 months ago
- RISC-V instruction encoding/decoding☆13Mar 22, 2023Updated 2 years ago
- ☆13Apr 7, 2025Updated 10 months ago
- Lightweight re-packaging of AsyncQueue library from rocket-chip☆19Jun 23, 2023Updated 2 years ago
- Pre-Silicon Hardware Fuzzing Toolkit☆61Aug 18, 2025Updated 5 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Hack@DAC 2021☆15Jul 24, 2024Updated last year
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- ☆20Jun 11, 2025Updated 8 months ago
- ☆23Jan 30, 2025Updated last year
- ☆17Mar 17, 2022Updated 3 years ago
- MathLib is a versatile C++ library that provides a wide range of mathematical algorithms and functions, including but not limited to tran…☆11Jun 6, 2023Updated 2 years ago
- ☆17Jul 11, 2021Updated 4 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆49Apr 22, 2025Updated 9 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Nov 26, 2025Updated 2 months ago
- A toy implementation of 'Stack Guard' on top of the LLVM compiler toolchain☆24Jul 1, 2017Updated 8 years ago
- ☆52Jan 16, 2025Updated last year
- A Manual on Surviving in CS of NWPU☆55Aug 8, 2023Updated 2 years ago
- Run rocket-chip on FPGA☆77Nov 16, 2025Updated 2 months ago
- ☆33Dec 21, 2025Updated last month
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Nov 10, 2025Updated 3 months ago
- LLVM Without The ROP Gadgets!☆25Jan 9, 2024Updated 2 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆70Nov 7, 2024Updated last year