ucb-eecs251b / sp22-labsLinks
Contains all labs for EECS 251B for spring 2022
☆12Updated 3 years ago
Alternatives and similar repositories for sp22-labs
Users that are interested in sp22-labs are comparing it to the libraries listed below
Sorting:
- An almost empty chisel project as a starting point for hardware design☆33Updated 10 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆60Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 2 weeks ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- The official NaplesPU hardware code repository☆20Updated 6 years ago
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 5 months ago
- course design☆23Updated 7 years ago
- ☆38Updated 8 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆113Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆45Updated 11 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆45Updated 6 months ago
- ☆28Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆55Updated 8 years ago
- ☆88Updated 3 weeks ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- A repository for SystemC Learning examples☆72Updated 3 years ago
- ☆40Updated 8 months ago
- Template for project1 TPU☆20Updated 4 years ago
- ☆57Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆36Updated 4 years ago
- ☆36Updated last month
- DUTH RISC-V Superscalar Microprocessor☆32Updated last year
- HLS for Networks-on-Chip☆38Updated 4 years ago
- Public release☆58Updated 6 years ago
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆27Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago