ucb-eecs251b / sp22-labs
Contains all labs for EECS 251B for spring 2022
☆9Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for sp22-labs
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- ☆37Updated 5 years ago
- ☆22Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- Pure digital components of a UCIe controller☆48Updated 2 weeks ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆24Updated last week
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- Advanced Architecture Labs with CVA6☆49Updated 10 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- ☆33Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆22Updated last month
- eyeriss-chisel3☆39Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆12Updated this week
- Public release☆46Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- ☆21Updated last month
- ☆3Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- course design☆21Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆31Updated last month