msyksphinz-self / chisel-socLinks
☆9Updated 4 years ago
Alternatives and similar repositories for chisel-soc
Users that are interested in chisel-soc are comparing it to the libraries listed below
Sorting:
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- RISC-V IOMMU in verilog☆17Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆44Updated 3 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- Platform Level Interrupt Controller☆40Updated last year
- ☆12Updated 4 years ago
- ☆29Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- ☆33Updated 2 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆42Updated 2 years ago
- Example of Chisel3 Diplomacy☆11Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- ☆28Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆16Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆37Updated 3 weeks ago
- Open source RTL simulation acceleration on commodity hardware☆27Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- ☆39Updated last year
- ☆20Updated 5 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 3 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- fpga verilog risc-v rv32i cpu☆11Updated 2 years ago