☆37May 29, 2021Updated 5 years ago
Alternatives and similar repositories for FPGA_network
Users that are interested in FPGA_network are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 本项目使用 Vivado 和 SDK 工程软件上完成系统设计和生成相关部署文件，并在 ARM＋FPGA 完成项目部署，实现通过摄取图片并通过 ARM＋FPGA 综合部署和加速识别算法，并通过显示驱动，在显示屏上显示摄像头原图和识别结果。☆10Aug 12, 2022Updated 3 years ago
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆14Aug 24, 2022Updated 3 years ago
- FPGA实现动态图像识别☆24Jul 31, 2020Updated 5 years ago
- Our project is the system that enables a moving camera to track a moving object in real time. We plan on doing this by having a camera m…☆35Dec 10, 2013Updated 12 years ago
- 使用verilog实现流水线 FFT☆16Jul 1, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- some interesting demos for starters☆98Dec 2, 2022Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆599Feb 19, 2021Updated 5 years ago
- PointPillars TensorRT version pretrained on MMDetection3d with WaymoOpenDataset☆23Aug 11, 2022Updated 3 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- [AAAI 2025] OLiDM: Object-aware LiDAR Diffusion Models for Autonomous Driving☆22Dec 24, 2024Updated last year
- ECE563 Final Project - FPGA based camera tracking☆18Dec 17, 2013Updated 12 years ago
- Generator of verilog description for FPGA MobileNet implementation☆188Jun 23, 2022Updated 4 years ago
- Verilog Implementation of 32-bit Floating Point Adder☆49May 4, 2020Updated 6 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆24Mar 25, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…☆39Mar 1, 2023Updated 3 years ago
- PyTorch implements `MobileNets: Efficient Convolutional Neural Networks for Mobile Vision Applications` paper.☆16May 25, 2023Updated 3 years ago
- Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction☆12Apr 21, 2022Updated 4 years ago
- This repository contains codes used for our Globecom 2018 paper "Spatial Zadoff-Chu modulation for rapid beam alignment in mmWave phased …☆14Mar 21, 2019Updated 7 years ago
- In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the prefer…☆22Apr 11, 2022Updated 4 years ago
- 一个基于AXI接口的PL端卷积加速器，可由PS端调用☆12Apr 15, 2023Updated 3 years ago
- This repository contains the source codes for Side-information-Aided Beam Alignment (SANBA) algorithm for MmWave systems. Both numerical …☆16Oct 1, 2019Updated 6 years ago
- Kratos: An FPGA Benchmark for Unrolled Deep Neural Networks with Fine-Grained Sparsity and Mixed Precision☆12Jan 19, 2026Updated 5 months ago
- ☆11Nov 22, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The DDR Test Firmware for LicheeTang20K.☆17Jun 20, 2023Updated 3 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated last year
- Official Repo for "Multi-objective Differentiable Neural Architecture Search"☆15Jul 12, 2024Updated last year
- 8051 soft CPU core. 700-lines statements for 111 instructions . Fully synthesizable Verilog-2001 core.☆203Oct 9, 2019Updated 6 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆31Mar 13, 2025Updated last year
- 8051 core☆113Jul 17, 2014Updated 11 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- ☆22Mar 30, 2023Updated 3 years ago
- ☆13Jul 10, 2024Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- data preprocessing scripts for gem5 output☆19May 23, 2025Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆197Apr 10, 2023Updated 3 years ago
- Implementation of 'FADet: A Multi-sensor 3D Object Detection Network based on Local Featured Attention'☆11Mar 27, 2024Updated 2 years ago
- ☆13Jun 4, 2020Updated 6 years ago
- Use Matlab to simulate in LT Spice, acquire results and plot☆18Oct 22, 2020Updated 5 years ago
- FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis☆19Dec 8, 2022Updated 3 years ago
- FPGA☆160Jun 29, 2024Updated 2 years ago