YosysHQ / sby-guiLinks
GUI for SymbiYosys
☆17Updated last year
Alternatives and similar repositories for sby-gui
Users that are interested in sby-gui are comparing it to the libraries listed below
Sorting:
- A padring generator for ASICs☆25Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- Small footprint and configurable Inter-Chip communication cores☆62Updated last week
- A Verilog Synthesis Regression Test☆37Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- ☆23Updated 5 months ago
- ☆56Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Benchmarks for Yosys development☆24Updated 5 years ago
- FPGA tool performance profiling☆102Updated last year
- System on Chip toolkit for Amaranth HDL☆93Updated 11 months ago
- ☆18Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Small footprint and configurable JESD204B core☆45Updated last week
- ☆38Updated 3 years ago
- ☆12Updated 5 years ago
- FPGA Assembly (FASM) Parser and Generator☆96Updated 3 years ago
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Web-based HDL diagramming tool☆79Updated 2 years ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆48Updated 9 months ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Capture retired instructions of a RISC-V Core and compress them to a sequence of packets.☆19Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆45Updated this week