YosysHQ / prjtrellis-dbLinks
Project Trellis database
☆13Updated last month
Alternatives and similar repositories for prjtrellis-db
Users that are interested in prjtrellis-db are comparing it to the libraries listed below
Sorting:
- USB Full-Speed core written in migen/LiteX☆12Updated 6 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- 妖刀夢渡☆63Updated 6 years ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- Betrusted embedded controller (UP5K)☆48Updated last year
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 4 years ago
- ☆63Updated 5 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated this week
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆16Updated 3 years ago
- A bit-serial CPU☆19Updated 6 years ago
- ☆25Updated 7 years ago
- PicoRV☆43Updated 5 years ago
- LiteX project for the ButterStick bootloader☆14Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- iCE40 floorplan viewer☆24Updated 7 years ago
- ☆44Updated 7 months ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- An FPGA reverse engineering and documentation project☆58Updated this week
- DDR3 controller for nMigen (WIP)☆14Updated last year
- ☆61Updated 2 years ago
- Simplified environment for litex☆14Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 7 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago