YosysHQ / prjtrellis-db
Project Trellis database
☆12Updated 11 months ago
Related projects: ⓘ
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 2 years ago
- ☆63Updated 4 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆25Updated 2 months ago
- My pergola FPGA projects☆30Updated 3 years ago
- 妖刀夢渡☆55Updated 5 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆20Updated 6 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- Finding the bacteria in rotting FPGA designs.☆13Updated 3 years ago
- SD device emulator from ProjectVault☆14Updated 4 years ago
- Utilities for the ECP5 FPGA☆17Updated 3 years ago
- ☆15Updated last year
- RFCs for changes to the Amaranth language and standard components☆16Updated this week
- Experiments with Yosys cxxrtl backend☆46Updated 8 months ago
- PicoRV☆43Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆15Updated last year
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- ☆25Updated 5 years ago
- LiteX project for the ButterStick bootloader☆12Updated last year
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆24Updated 5 years ago
- Misc open FPGA flow examples☆8Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆65Updated last year
- System on Chip toolkit for nMigen☆19Updated 4 years ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- DDR3 controller for nMigen (WIP)☆14Updated 8 months ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated 10 months ago
- Simplified environment for litex☆13Updated 3 years ago
- Cross compile FPGA tools☆22Updated 3 years ago