YosysHQ / prjtrellis-db
Project Trellis database
☆13Updated last year
Alternatives and similar repositories for prjtrellis-db:
Users that are interested in prjtrellis-db are comparing it to the libraries listed below
- Wishbone bridge over SPI☆11Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- 妖刀夢渡☆59Updated 5 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- An FPGA reverse engineering and documentation project☆39Updated this week
- RFCs for changes to the Amaranth language and standard components☆18Updated 5 months ago
- My pergola FPGA projects☆30Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- ☆63Updated 4 years ago
- Small footprint and configurable HyperBus core☆11Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆47Updated last month
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- A bit-serial CPU☆18Updated 5 years ago
- SD device emulator from ProjectVault☆15Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆55Updated 2 weeks ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Cross compile FPGA tools☆22Updated 4 years ago
- USB 1.1 Device IP Core☆20Updated 7 years ago
- ☆15Updated 2 years ago
- ☆25Updated 6 years ago
- Icarus SIMBUS☆18Updated 5 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- IP submodules, formatted for easier CI integration☆29Updated last year
- LiteX project for the ButterStick bootloader☆13Updated 2 years ago