Project Trellis database
☆14Sep 15, 2025Updated 5 months ago
Alternatives and similar repositories for prjtrellis-db
Users that are interested in prjtrellis-db are comparing it to the libraries listed below
Sorting:
- nextpnr portable FPGA place and route tool☆21Aug 21, 2024Updated last year
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- gateware for the main fpga, including a hispi decoder and image processing☆13Sep 27, 2018Updated 7 years ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Nix channel with FPGA development tools☆13Dec 21, 2020Updated 5 years ago
- Work with micro-controller special function register in gdb.☆17May 16, 2017Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 5 years ago
- A Lisp interpreter that displays the contents of the Lisp workspace on an OLED display☆16Aug 14, 2019Updated 6 years ago
- Betrusted embedded controller (UP5K)☆49Dec 22, 2023Updated 2 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Set up your GitHub Actions workflow with a OSS CAD Suite☆16Mar 21, 2024Updated last year
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- System on Chip toolkit for nMigen☆19Apr 29, 2020Updated 5 years ago
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- ☆20Nov 12, 2017Updated 8 years ago
- A padring generator for ASICs☆25May 17, 2023Updated 2 years ago
- ☆24Dec 16, 2020Updated 5 years ago
- A room-based music sharing provider using Node.JS☆21Feb 4, 2018Updated 8 years ago
- A version of the Lisp programming language for RISC-V based boards.☆31Jan 12, 2025Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆447Feb 26, 2026Updated last week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆30Mar 29, 2013Updated 12 years ago
- Project X-Ray Database: XC7 Series☆74Dec 14, 2021Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Jul 12, 2024Updated last year
- Block probes for Icestudio => Sigrok integration (with Pulseview GUI)☆32Jul 7, 2024Updated last year
- Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentaion (Reverse Engineered)☆34Jan 22, 2022Updated 4 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- Low-cost ECP5 FPGA development board☆80Sep 1, 2020Updated 5 years ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- As-vanilla-as-possible AMD XNU kernel.☆31Dec 24, 2018Updated 7 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- 4k Mixed Reality headset☆39Oct 7, 2017Updated 8 years ago
- Linux kernel driver for the Exar xr21v141x "vizzini" UART☆10Jul 2, 2015Updated 10 years ago