Alternatives and similar repositories for prjtrellis-db

Users that are interested in prjtrellis-db are comparing it to the libraries listed below

• tomverbeure / cxxrtl_eval
  Experiments with Yosys cxxrtl backend
  ☆49Updated 6 months ago
• greatscottgadgets / bucatini
  a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface
  ☆31Updated 3 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• xobs / valentyusb
  USB Full-Speed core written in migen/LiteX
  ☆12Updated 5 years ago
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆49Updated last week
• betrusted-io / betrusted-ec
  Betrusted embedded controller (UP5K)
  ☆46Updated last year
• xobs / spibone
  Wishbone bridge over SPI
  ☆11Updated 5 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆29Updated 9 months ago
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated this week
• kbeckmann / pergola_projects
  My pergola FPGA projects
  ☆30Updated 4 years ago
• lambdaconcept / litesdcard
  ☆25Updated 6 years ago
• steveicarus / simbus
  Icarus SIMBUS
  ☆19Updated 5 years ago
• gatecat / hrt
  Hot Reconfiguration Technology demo
  ☆40Updated 2 years ago
• daveshah1 / ElasticC
  lightweight open HLS for FPGA rapid prototyping
  ☆20Updated 7 years ago
• pepijndevos / seqpu
  A bit-serial CPU
  ☆19Updated 5 years ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• apertus-open-source-cinema / naps
  An experiment for building gateware for the axiom micro / beta using amaranth-hdl
  ☆44Updated 2 months ago
• Wren6991 / Hazard2
  Smol 2-stage RISC-V processor in nMigen
  ☆26Updated 4 years ago
• amaranth-lang / rtl-debugger
  VS Code based debugger for hardware designs in Amaranth or Verilog
  ☆39Updated 7 months ago
• m-labs / nmigen-boards
  Board and connector definition files for nMigen
  ☆30Updated 4 years ago
• jeanthom / gram
  DDR3 controller for nMigen (WIP)
  ☆14Updated last year
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 4 years ago
• awygle / waggle
  Rust proof-of-concept for GPU waveform rendering
  ☆13Updated 5 years ago
• m-labs / microscope
  Finding the bacteria in rotting FPGA designs.
  ☆14Updated 4 years ago
• adamgreig / daqnet
  ☆64Updated 5 years ago
• lambdaconcept / lambdasoc
  ☆44Updated 4 months ago
• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆18Updated 2 years ago
• icebreaker-fpga / icebreaker-amaranth-examples
  This repository contains iCEBreaker examples for Amaranth HDL.
  ☆39Updated last year
• mattvenn / vga_clock_pcb
  Open source hardware down to the chip level!
  ☆30Updated 3 years ago
• enjoy-digital / litex_vexriscv_smp_test
  VexRiscv-SMP integration test with LiteX.
  ☆25Updated 4 years ago