a simple C-to-Verilog compiler
☆51Apr 16, 2017Updated 9 years ago
Alternatives and similar repositories for cynth
Users that are interested in cynth are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆52Oct 27, 2015Updated 10 years ago
- Experimental graphic editor for open FPGAs.☆50Mar 29, 2016Updated 10 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 5 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆11Dec 18, 2017Updated 8 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- Superoptimizer using the z3 SMT solver☆17Nov 1, 2025Updated 11 months ago
- C code browser☆24Aug 11, 2018Updated 8 years ago
- A circuit toolkit☆108Feb 23, 2020Updated 6 years ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 10 years ago
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated 2 years ago
- Object-Oriented Programming☆12Aug 26, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆17May 23, 2020Updated 6 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆42Mar 7, 2025Updated last year
- ☆12Sep 26, 2021Updated 5 years ago
- JavaScript modules for visualchemeng.com☆13Jul 24, 2022Updated 4 years ago
- Sample minimal Vivado project for Parallella FPGA☆46May 15, 2016Updated 10 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆153Sep 22, 2025Updated last year
- bits and bobs for hacking on certain variants of the TM155 mouse (mainly TeckNet M009-V2)☆13Jan 18, 2019Updated 7 years ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆21Feb 12, 2017Updated 9 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ☆19Jul 7, 2016Updated 10 years ago
- "My 5-Year IoT Mission" presentation at Hackware 3 Dec 2019☆10Dec 3, 2019Updated 6 years ago
- Ice40 open source HDMI examples on BlackIce II☆12May 12, 2022Updated 4 years ago
- Reed-Solomon Codec☆11Dec 21, 2018Updated 7 years ago
- Tutorial/starter code for setting up GCC for PSOC5 (ARM) in an open-source baremetal configuration.☆33Nov 3, 2014Updated 11 years ago
- small board to convert linear 3 pin regulator to switching regulator (TO220 compatible, eg 7805)☆11Oct 8, 2015Updated 11 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆96Jun 10, 2015Updated 11 years ago
- ☆55Apr 25, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ILAng documentation☆12Nov 2, 2025Updated 11 months ago
- Fuzz testing for Dafny☆12Jul 7, 2022Updated 4 years ago
- Makefiles for using EFM8 microcontrollers with SDCC☆11Apr 30, 2018Updated 8 years ago
- ☆23Dec 16, 2015Updated 10 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆82Mar 22, 2017Updated 9 years ago
- Simple CPU speed benchmark☆25Apr 14, 2020Updated 6 years ago