cseed / cynthLinks
a simple C-to-Verilog compiler
☆48Updated 8 years ago
Alternatives and similar repositories for cynth
Users that are interested in cynth are comparing it to the libraries listed below
Sorting:
- ☆60Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆38Updated 6 years ago
- ☆51Updated 8 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 3 months ago
- Python script for programming the iCEBlink40 development board under linux☆32Updated 6 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆69Updated 4 years ago
- OpenFPGA☆33Updated 7 years ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- Everything to do with the XuLA2 FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆52Updated 9 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 3 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Bootloader for Fomu☆101Updated 2 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆35Updated 6 months ago
- 妖刀夢渡☆59Updated 6 years ago
- A VHDL frontend for Yosys☆102Updated 8 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Yosys Plugins☆21Updated 5 years ago