cseed / cynthLinks
a simple C-to-Verilog compiler
☆51Updated 8 years ago
Alternatives and similar repositories for cynth
Users that are interested in cynth are comparing it to the libraries listed below
Sorting:
- ☆61Updated last year
- Tools and Examples for IcoBoard☆81Updated 4 years ago
- ☆25Updated 6 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 6 months ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- OpenFPGA☆34Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Bootloader for Fomu☆103Updated 2 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 5 years ago
- 妖刀夢渡☆60Updated 6 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- Open source design files for the TinyFPGA B-Series boards.☆195Updated 3 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- Yosys Plugins☆21Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Open FPGA tools☆259Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- A reimplementation of a tiny stack CPU☆85Updated last year
- Ultimate ECP5 development board☆111Updated 6 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago