a simple C-to-Verilog compiler
☆51Apr 16, 2017Updated 8 years ago
Alternatives and similar repositories for cynth
Users that are interested in cynth are comparing it to the libraries listed below
Sorting:
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…☆21Jul 11, 2016Updated 9 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆39Mar 7, 2025Updated 11 months ago
- Tutorial for integrating PyMTL and Vivado HLS☆19Apr 17, 2016Updated 9 years ago
- Verilog for the Bus Pirate Ultra FPGA☆26Dec 12, 2019Updated 6 years ago
- Bootloader tool for OLS☆22Jul 17, 2016Updated 9 years ago
- small board to convert linear 3 pin regulator to switching regulator (TO220 compatible, eg 7805)☆11Oct 8, 2015Updated 10 years ago
- Reed-Solomon Codec☆11Dec 21, 2018Updated 7 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Snake on the Dreamcast memory card peripheral device☆14Jan 13, 2023Updated 3 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Jun 30, 2021Updated 4 years ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Mar 2, 2023Updated 3 years ago
- The excellent Diolan bootloader modified to use standard (non-extended) instruction set and still fit in 1 kB bootblock☆10Oct 6, 2023Updated 2 years ago
- ESP32 / iCE40UP5K / SGTL5000 development board with MOS 6581/8580 SID pinout☆13May 13, 2021Updated 4 years ago
- Makefiles for using EFM8 microcontrollers with SDCC☆11Apr 30, 2018Updated 7 years ago
- JOP is a Java processor for real-time systems☆129May 28, 2014Updated 11 years ago
- Tutorial/starter code for setting up GCC for PSOC5 (ARM) in an open-source baremetal configuration.☆33Nov 3, 2014Updated 11 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Public BanditFuzz Repo☆12Jan 12, 2021Updated 5 years ago
- Fuzz testing for Dafny☆13Jul 7, 2022Updated 3 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 6 years ago
- bits and bobs for hacking on certain variants of the TM155 mouse (mainly TeckNet M009-V2)☆13Jan 18, 2019Updated 7 years ago
- C and Verilog sources for STM32F303 + iCE5LP4K Software Defined Radio☆81Mar 22, 2017Updated 8 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆148Sep 22, 2025Updated 5 months ago
- Estonian ID-card ecosystem library and utility for: LDAP, verification, key conversion (SSH), OCSP, Mobile-ID☆15Mar 21, 2015Updated 10 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Older, deprecated EFI Shell☆14Mar 9, 2016Updated 9 years ago
- FPGA LVDS LCD driver☆15Apr 7, 2016Updated 9 years ago
- ☆16Apr 15, 2019Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14May 1, 2020Updated 5 years ago
- Docker image for running Vivado in a 64-bit Debian Jessie container☆13Mar 17, 2018Updated 7 years ago
- Tool for graphically viewing FPGA bitstream files and their connection to FASM features.☆18Apr 6, 2022Updated 3 years ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- ☆21Jul 22, 2020Updated 5 years ago
- Simplified design of an analog keypad matrix interface and demo thereof☆16May 27, 2021Updated 4 years ago