cseed / cynthLinks
a simple C-to-Verilog compiler
☆51Updated 8 years ago
Alternatives and similar repositories for cynth
Users that are interested in cynth are comparing it to the libraries listed below
Sorting:
- ☆61Updated 2 years ago
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 8 months ago
- Experiments with Yosys cxxrtl backend☆50Updated 9 months ago
- OpenFPGA☆33Updated 7 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- ☆25Updated 7 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆44Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆52Updated 4 years ago
- Bootloader for Fomu☆103Updated 2 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 6 years ago
- LIB:Library for interacting with an FPGA over USB☆85Updated 4 years ago
- 妖刀夢渡☆63Updated 6 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- A VHDL frontend for Yosys☆104Updated 8 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆38Updated 3 years ago
- Yet Another VHDL tool☆30Updated 8 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆39Updated 6 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Yosys Plugins☆22Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Updated last year
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆106Updated 4 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- open-source logic analyzer for FPGAs☆98Updated 7 years ago