cseed / cynthLinks
a simple C-to-Verilog compiler
☆51Updated 8 years ago
Alternatives and similar repositories for cynth
Users that are interested in cynth are comparing it to the libraries listed below
Sorting:
- ☆61Updated last year
- Tools and Examples for IcoBoard☆80Updated 3 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- ☆25Updated 6 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 4 months ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆38Updated 6 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- OpenFPGA☆34Updated 7 years ago
- Yet Another VHDL tool☆31Updated 8 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆36Updated 8 months ago
- 妖刀夢渡☆59Updated 6 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆35Updated 3 years ago
- Yosys Plugins☆21Updated 5 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- PanoLogic Zero Client G1 reverse engineering info☆74Updated last year
- A bit-serial CPU☆19Updated 5 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- A VHDL frontend for Yosys☆103Updated 8 years ago
- Enigma in FPGA☆29Updated 6 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago