cseed / cynth
a simple C-to-Verilog compiler
☆47Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for cynth
- Tools and Examples for IcoBoard☆79Updated 3 years ago
- ☆57Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- ☆25Updated 6 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆93Updated 11 months ago
- OpenFPGA☆33Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆103Updated 3 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆37Updated 5 years ago
- Efficient implementations of the transcendental functions☆25Updated 7 years ago
- Yosys Plugins☆20Updated 5 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Yet Another VHDL tool☆31Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆73Updated 5 years ago
- ICE40 FPGA Cape for Beaglebone☆49Updated 4 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆73Updated 5 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- USB Full-Speed core written in migen/LiteX☆41Updated 5 years ago
- Repository and Wiki for Chip Hack events.☆50Updated 3 years ago
- An experimental System-on-Chip with a custom compiler toolchain.☆59Updated 4 years ago
- 妖刀夢渡☆56Updated 5 years ago
- 64-bit MISC Architecture CPU☆10Updated 7 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆60Updated 8 months ago
- A VHDL frontend for Yosys☆102Updated 7 years ago
- A Verilog Synthesis Regression Test☆34Updated 7 months ago
- ☆50Updated 7 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆68Updated 3 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- Experiments with Yosys cxxrtl backend☆46Updated 10 months ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year