cseed / cynthLinks
a simple C-to-Verilog compiler
☆51Updated 8 years ago
Alternatives and similar repositories for cynth
Users that are interested in cynth are comparing it to the libraries listed below
Sorting:
- ☆61Updated last year
- Tools and Examples for IcoBoard☆80Updated 4 years ago
- Resource-efficient 16-bit CPU architecture for FPGA control plane☆96Updated 6 months ago
- ☆25Updated 6 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 7 months ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- OpenFPGA☆34Updated 7 years ago
- A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.☆36Updated 3 years ago
- A VHDL frontend for Yosys☆103Updated 8 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- UPDuino v2.0 - PCB Design Files, Designs, Documentation☆74Updated 5 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆105Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- Open source design files for the TinyFPGA B-Series boards.☆195Updated 3 years ago
- Software, Firmware and documentation for the myStorm BlackIce-II board☆70Updated 4 years ago
- Open source software for chip reverse engineering.☆170Updated 4 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- Open FPGA tools☆259Updated 5 years ago
- A collection of little open source FPGA hobby projects☆50Updated 5 years ago
- Bootloader for Fomu☆103Updated 2 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆185Updated 2 months ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- Open Processor Architecture☆26Updated 9 years ago
- MRSIC32 ISA documentation and development☆91Updated last year
- Yosys Plugins☆21Updated 6 years ago