bol-edu / 2022-fall-ntuLinks
☆33Updated last year
Alternatives and similar repositories for 2022-fall-ntu
Users that are interested in 2022-fall-ntu are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆41Updated last year
- ☆117Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆55Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- ☆66Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆108Updated 2 months ago
- An FPGA Accelerator for Transformer Inference☆90Updated 3 years ago
- AMD University Program HLS tutorial☆108Updated 10 months ago
- ☆42Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆189Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆130Updated 7 months ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆27Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆80Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 8 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Verilog implementation of Softmax function☆69Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆10Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆159Updated 6 years ago