☆39Sep 17, 2024Updated last year
Alternatives and similar repositories for 2022-fall-ntu
Users that are interested in 2022-fall-ntu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Board: PYNQ-Z2, Vitis version: 2022.1☆20Sep 2, 2024Updated 2 years ago
- ☆14Dec 10, 2022Updated 3 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Fast Floating Point Operators for High Level Synthesis☆26Feb 23, 2023Updated 3 years ago
- Computer-Aided VLSI System Design☆26Oct 24, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UCSD CSE 237D Spring '20 Course Project☆21Sep 4, 2023Updated 3 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆243Apr 12, 2021Updated 5 years ago
- RDMA programming examples using Soft-RoCE☆14Aug 13, 2021Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆32Dec 21, 2020Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- An interface to program any congestion control protocol for an unreliable connection based protocol sent over UDP. It comes with a clean …☆12Apr 8, 2022Updated 4 years ago
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Updated this week
- ☆18Feb 3, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆19Jul 19, 2018Updated 8 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- NeuraChip Accelerator Simulator☆17Apr 26, 2024Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆199Apr 10, 2023Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- Inference Engine for SiliconMind-V1 Verilog Coding Models☆51Jun 2, 2026Updated 3 months ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated 2 years ago
- Highly-optimized spatially and temporally-blocked implementation of Diffusion 2D and 3D stencils for Intel FPGAs using OpenCL☆13Dec 25, 2023Updated 2 years ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆15Jul 17, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ET Accelerator Firmware and Runtime☆50Jul 17, 2026Updated last month
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Apr 17, 2021Updated 5 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated last year
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- IC Contest☆47Mar 28, 2023Updated 3 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated last year
- ☆11Jun 25, 2023Updated 3 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- A proof of concept implementation of PowerTCP within Linux Kernel☆21Jan 22, 2024Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86May 30, 2021Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆24Feb 14, 2025Updated last year
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆53Oct 6, 2024Updated last year