bol-edu / 2022-fall-ntu
☆30Updated 6 months ago
Alternatives and similar repositories for 2022-fall-ntu:
Users that are interested in 2022-fall-ntu are comparing it to the libraries listed below
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- ☆63Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- ☆103Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆54Updated last month
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆146Updated 5 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆78Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆28Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- tpu-systolic-array-weight-stationary☆22Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 4 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆37Updated 7 months ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆185Updated last year
- ☆39Updated last year
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- AMD University Program HLS tutorial☆81Updated 4 months ago
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- ☆14Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- Verilog implementation of Softmax function☆59Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆70Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 6 months ago
- ☆32Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆48Updated 3 years ago