bol-edu / 2022-fall-ntuView external linksLinks
☆36Sep 17, 2024Updated last year
Alternatives and similar repositories for 2022-fall-ntu
Users that are interested in 2022-fall-ntu are comparing it to the libraries listed below
Sorting:
- ☆13Dec 10, 2022Updated 3 years ago
- Board: PYNQ-Z2, Vitis version: 2022.1☆21Sep 2, 2024Updated last year
- NeuraChip Accelerator Simulator☆15Apr 26, 2024Updated last year
- some interesting demos for starters☆94Dec 2, 2022Updated 3 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆22Apr 20, 2022Updated 3 years ago
- Fast Floating Point Operators for High Level Synthesis☆23Feb 23, 2023Updated 2 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated last year
- UCSD CSE 237D Spring '20 Course Project☆19Sep 4, 2023Updated 2 years ago
- ☆10Aug 30, 2024Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Nov 26, 2025Updated 2 months ago
- Computer-Aided VLSI System Design☆23Oct 24, 2024Updated last year
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆33Jan 4, 2026Updated last month
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆27Jun 24, 2022Updated 3 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- 楊家驤老師的"電腦輔助積體電路系統設計"作業(CVSD)☆41Oct 6, 2024Updated last year
- IC implementation of Systolic Array for TPU☆333Oct 21, 2024Updated last year
- MAERI public release☆31Sep 8, 2021Updated 4 years ago
- Implementation of FusedMM method for IPDPS 2021 paper titled "FusedMM: A Unified SDDMM-SpMM Kernel for Graph Embedding and Graph Neural N…☆31Aug 12, 2022Updated 3 years ago
- Use Vitis AI to deploy yolov5 on ZCU104☆40Jan 7, 2025Updated last year
- IC Contest☆42Mar 28, 2023Updated 2 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 4 years ago
- Robust PCA: PCP, Stable PCP, PCP with compressed data, IRCUR☆12Dec 19, 2021Updated 4 years ago
- ☆12Jun 25, 2023Updated 2 years ago
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆12Apr 1, 2025Updated 10 months ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 7 years ago
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Sep 13, 2025Updated 5 months ago
- FRAME: Fast Roofline Analytical Modeling and Estimation☆39Oct 13, 2023Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆87Apr 26, 2025Updated 9 months ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 5 years ago
- Lifelong machine learning is a novel machine learning paradigm which continually learns tasks and accumulates knowledge for reusing. The …☆10Sep 15, 2019Updated 6 years ago
- bare minimum chess program☆11Sep 16, 2020Updated 5 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Instruction and files for porting Arm DesignStart to CW305.☆16Dec 6, 2023Updated 2 years ago