☆38Sep 17, 2024Updated last year
Alternatives and similar repositories for 2022-fall-ntu
Users that are interested in 2022-fall-ntu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Board: PYNQ-Z2, Vitis version: 2022.1☆20Sep 2, 2024Updated last year
- ☆14Dec 10, 2022Updated 3 years ago
- ☆10Aug 30, 2024Updated last year
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆15Dec 22, 2020Updated 5 years ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fast Floating Point Operators for High Level Synthesis☆25Feb 23, 2023Updated 3 years ago
- Computer-Aided VLSI System Design☆25Oct 24, 2024Updated last year
- UCSD CSE 237D Spring '20 Course Project☆21Sep 4, 2023Updated 2 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆244Apr 12, 2021Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆32Dec 21, 2020Updated 5 years ago
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆15Apr 14, 2026Updated 3 months ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated last year
- I am developing a set of general-purpose shareable data structures for C# and Java all of whose fields are public readonly/final, and use…☆11Jul 18, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆18Feb 3, 2022Updated 4 years ago
- ☆19Jul 19, 2018Updated 8 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- NeuraChip Accelerator Simulator☆16Apr 26, 2024Updated 2 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆198Apr 10, 2023Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- Inference Engine for SiliconMind-V1 Verilog Coding Models☆42Jun 2, 2026Updated last month
- STONNE Simulator integrated into SST Simulator☆22Apr 5, 2024Updated 2 years ago
- Highly-optimized spatially and temporally-blocked implementation of Diffusion 2D and 3D stencils for Intel FPGAs using OpenCL☆13Dec 25, 2023Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Embedded Microprocessor System Design using FPGAs 1. edition ISBN:☆14Jul 17, 2026Updated last week
- ET Accelerator Firmware and Runtime☆48Jul 17, 2026Updated last week
- An implementation of a BinaryConnect network for cifar10☆11Nov 4, 2019Updated 6 years ago
- A Cadence Allegro PCB schematics parser and verification tool. Together with IBERTpy can configure, run, and compile Vivado IBERT eye dia…☆13Apr 17, 2021Updated 5 years ago
- ☆19Sep 12, 2022Updated 3 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 11 months ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated last year
- This work home of the PO-233 discipline at ITA shows how to use a machine learning for digital modulation classification.☆11Jun 30, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Jun 25, 2023Updated 3 years ago
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Generate an FPGA design for a TWN☆11Nov 4, 2019Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 5 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- 哈尔滨工业大学（深圳）2021年球季学期深度学习体系结构实验☆17Oct 1, 2022Updated 3 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆14Sep 18, 2024Updated last year