bol-edu / 2022-fall-ntu
☆30Updated 5 months ago
Alternatives and similar repositories for 2022-fall-ntu:
Users that are interested in 2022-fall-ntu are comparing it to the libraries listed below
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆29Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆88Updated 3 years ago
- ☆63Updated 6 years ago
- An FPGA Accelerator for Transformer Inference☆78Updated 2 years ago
- ☆103Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- 3×3脉动阵列乘法器☆43Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆48Updated 2 weeks ago
- ☆22Updated 4 years ago
- Verilog implementation of Softmax function☆57Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆36Updated 7 months ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆144Updated 5 years ago
- AMD University Program HLS tutorial☆81Updated 4 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆14Updated 5 years ago
- eyeriss-chisel3☆40Updated 2 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆69Updated last year
- Hardware accelerator for convolutional neural networks☆37Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 2 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆25Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆90Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆86Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆130Updated 2 months ago
- ☆39Updated 6 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆36Updated last month
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆28Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago