bol-edu / 2022-fall-ntuLinks
☆33Updated 9 months ago
Alternatives and similar repositories for 2022-fall-ntu
Users that are interested in 2022-fall-ntu are comparing it to the libraries listed below
Sorting:
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆37Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆78Updated 4 months ago
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- 一个基于AXI接口的PL端卷积加速器,可由PS端调用☆13Updated 2 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- High Level Synthesis of a trained Convolutional Neural Network for handwritten digit recongnition.☆39Updated 11 months ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- ☆112Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- AMD University Program HLS tutorial☆97Updated 7 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- Template for project1 TPU☆19Updated 4 years ago
- ☆39Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- ☆65Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆17Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago