RicoLi424 / CNN-Digit-Recognition-Accelerated-on-FPGA
A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA
☆14Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for CNN-Digit-Recognition-Accelerated-on-FPGA
- Convolutional accelerator kernel, target ASIC & FPGA☆162Updated last year
- CNN accelerator implemented with Spinal HDL☆134Updated 9 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- Verilog implementation of Softmax function☆47Updated 2 years ago
- ☆18Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆13Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆128Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆158Updated 7 months ago
- 3×3脉动阵列乘法器☆34Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆81Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆10Updated 6 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆53Updated 2 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆112Updated 7 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆70Updated 5 years ago
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆119Updated last week
- The Canny Edge Detection algorithm is implemented on an FPGA using only Verilog code and no Intellectual Property, making it convenient t…☆29Updated 6 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- ☆93Updated 4 years ago
- IC implementation of Systolic Array for TPU☆148Updated 2 weeks ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆28Updated 2 months ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago