RicoLi424 / CNN-Digit-Recognition-Accelerated-on-FPGA
A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA
☆14Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for CNN-Digit-Recognition-Accelerated-on-FPGA
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆68Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- 3×3脉动阵列乘法器☆36Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆167Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆83Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- ☆93Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆24Updated 3 years ago
- ☆16Updated 2 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆32Updated 2 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆20Updated last year
- ☆60Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- ☆19Updated 10 months ago
- ☆26Updated 5 years ago
- tpu-systolic-array-weight-stationary☆18Updated 3 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆11Updated 6 months ago
- IC implementation of Systolic Array for TPU☆152Updated last month
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆51Updated 6 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆118Updated 7 months ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago