RicoLi424 / CNN-Digit-Recognition-Accelerated-on-FPGALinks
A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA
☆21Updated 3 years ago
Alternatives and similar repositories for CNN-Digit-Recognition-Accelerated-on-FPGA
Users that are interested in CNN-Digit-Recognition-Accelerated-on-FPGA are comparing it to the libraries listed below
Sorting:
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆34Updated last year
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆61Updated 9 months ago
- FPGA/AES/LeNet/VGG16☆109Updated 7 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆34Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆39Updated 3 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated 2 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆60Updated 3 years ago
- ☆44Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆177Updated 6 years ago
- verilog实现systolic array及配套IO☆10Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- ☆19Updated last month
- ES-203 Computer Organization & Architecture CNN on FPGA board☆16Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- ☆123Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆46Updated 3 years ago
- This is a 4*5 PE array for LeNet accelerator based on FPGA.☆13Updated 3 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆121Updated 4 months ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago