RicoLi424 / CNN-Digit-Recognition-Accelerated-on-FPGALinks
A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA
☆19Updated 2 years ago
Alternatives and similar repositories for CNN-Digit-Recognition-Accelerated-on-FPGA
Users that are interested in CNN-Digit-Recognition-Accelerated-on-FPGA are comparing it to the libraries listed below
Sorting:
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆14Updated 10 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆36Updated last year
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- ☆15Updated last year
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆33Updated 4 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- ☆10Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆73Updated 3 months ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- verilog实现systolic array及配套IO☆8Updated 6 months ago
- ☆39Updated 4 years ago
- ☆111Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- 使用FPGA实现CNN模型☆15Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆160Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆16Updated 6 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- 清華大學 | 積體電路設計實驗 (IC LAB) | 110上☆40Updated 2 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆56Updated 4 months ago