RicoLi424 / CNN-Digit-Recognition-Accelerated-on-FPGA
A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA
☆18Updated 2 years ago
Alternatives and similar repositories for CNN-Digit-Recognition-Accelerated-on-FPGA:
Users that are interested in CNN-Digit-Recognition-Accelerated-on-FPGA are comparing it to the libraries listed below
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 3 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆32Updated last year
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆30Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆11Updated 8 months ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆65Updated 2 months ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- ☆10Updated 3 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆30Updated 2 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆71Updated last year
- ☆16Updated last year
- ☆31Updated 5 years ago
- ☆14Updated last year
- ☆63Updated 6 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆13Updated 6 months ago
- ☆107Updated 4 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- 3 layern artificial ANN to recognize handwritten digits and implement in FPGA☆8Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆98Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago