RicoLi424 / CNN-Digit-Recognition-Accelerated-on-FPGA
A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA
☆17Updated 2 years ago
Alternatives and similar repositories for CNN-Digit-Recognition-Accelerated-on-FPGA:
Users that are interested in CNN-Digit-Recognition-Accelerated-on-FPGA are comparing it to the libraries listed below
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 4 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆28Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆15Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆30Updated 4 years ago
- FPGA实现动态图像识别☆17Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- ☆19Updated last year
- ☆14Updated last year
- 3×3脉动阵列乘法器☆44Updated 5 years ago
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆55Updated last month
- Hardware accelerator for convolutional neural networks☆40Updated 2 years ago
- This repository contains full code of Softmax Layer in Verilog☆18Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- Verilog implementation of Softmax function