RicoLi424 / CNN-Digit-Recognition-Accelerated-on-FPGALinks
A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA
☆20Updated 3 years ago
Alternatives and similar repositories for CNN-Digit-Recognition-Accelerated-on-FPGA
Users that are interested in CNN-Digit-Recognition-Accelerated-on-FPGA are comparing it to the libraries listed below
Sorting:
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆32Updated last year
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- ☆42Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- A Verilog design of LeNet-5, a Convolutional Neural Network architecture☆35Updated 5 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆135Updated 5 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆14Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- ☆18Updated this week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆98Updated 9 months ago
- ☆120Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆116Updated 3 months ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆134Updated 8 months ago
- This repository contains full code of Softmax Layer in Verilog☆20Updated 5 years ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆20Updated 4 years ago
- IC implementation of TPU☆135Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- ☆10Updated 3 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated last year
- 3×3脉动阵列乘法器☆46Updated 6 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆195Updated last year