OpenHEC / SNN-simulator-on-PYNQclusterLinks
☆89Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-on-PYNQcluster
Users that are interested in SNN-simulator-on-PYNQcluster are comparing it to the libraries listed below
Sorting:
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆185Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆162Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Spiking Neural Network RTL Implementation☆57Updated 4 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆211Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Pynq computer vision examples with an OV5640 camera☆48Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- FPGA☆155Updated 11 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆59Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆154Updated last year
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- 中文:☆101Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆103Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆186Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆41Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- PYNQ学习资料☆163Updated 5 years ago