OpenHEC / SNN-simulator-on-PYNQclusterLinks
☆98Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-on-PYNQcluster
Users that are interested in SNN-simulator-on-PYNQcluster are comparing it to the libraries listed below
Sorting:
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆213Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆61Updated 9 months ago
- Spiking Neural Network RTL Implementation☆63Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆63Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆189Updated last year
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- A repository FPGA-friendly SNN models☆35Updated 4 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster(LIF NEURON)☆17Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆235Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆171Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆74Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆247Updated 6 years ago
- FPGA☆159Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- 中文:☆106Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆195Updated 7 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Updated 5 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Project is about designing a Trained Neural Network on FPGA to classify an Image Input using CNN.☆162Updated 4 years ago
- ☆44Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆172Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago