OpenHEC / SNN-simulator-on-PYNQcluster
☆87Updated 4 years ago
Alternatives and similar repositories for SNN-simulator-on-PYNQcluster:
Users that are interested in SNN-simulator-on-PYNQcluster are comparing it to the libraries listed below
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆57Updated last year
- CNN accelerator implemented with Spinal HDL☆144Updated last year
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- Spiking Neural Network RTL Implementation☆51Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆167Updated 11 months ago
- achieve softmax in PYNQ with heterogeneous computing.☆62Updated 6 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆77Updated 3 years ago
- 中文:☆95Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆175Updated 5 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster(LIF NEURON)☆18Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆54Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- Convolutional Neural Network RTL-level Design☆44Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆173Updated 7 years ago
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- An LeNet RTL implement onto FPGA☆40Updated 6 years ago
- ☆100Updated 4 years ago
- FPGA☆146Updated 7 months ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆141Updated 8 months ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- FPGA/AES/LeNet/VGG16☆94Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆81Updated 3 years ago
- IC implementation of Systolic Array for TPU☆189Updated 4 months ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago