OpenHEC / SNN-simulator-on-PYNQcluster
☆89Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-on-PYNQcluster:
Users that are interested in SNN-simulator-on-PYNQcluster are comparing it to the libraries listed below
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 2 months ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆182Updated 6 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster(LIF NEURON)☆17Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- 中文:☆97Updated 5 years ago
- PYNQ学习资料☆163Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆177Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- Spiking Neural Network RTL Implementation☆56Updated 3 years ago
- An LeNet RTL implement onto FPGA☆46Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆229Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆157Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆51Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆150Updated 10 months ago