OpenHEC / SNN-simulator-on-PYNQclusterLinks
☆89Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-on-PYNQcluster
Users that are interested in SNN-simulator-on-PYNQcluster are comparing it to the libraries listed below
Sorting:
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- CNN accelerator implemented with Spinal HDL☆149Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆185Updated 6 years ago
- FPGA☆155Updated 11 months ago
- 中文:☆101Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Spiking Neural Network RTL Implementation☆57Updated 3 years ago
- PYNQ学习资料☆164Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆152Updated 11 months ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 10 months ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 4 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆152Updated 2 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆234Updated 6 years ago
- some interesting demos for starters☆81Updated 2 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆56Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆184Updated 7 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- Convolutional Neural Network RTL-level Design☆55Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆36Updated 4 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆205Updated 2 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster(LIF NEURON)☆17Updated 5 years ago