OpenHEC / SNN-simulator-on-PYNQclusterLinks
☆90Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-on-PYNQcluster
Users that are interested in SNN-simulator-on-PYNQcluster are comparing it to the libraries listed below
Sorting:
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆59Updated 5 months ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆187Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- Spiking Neural Network RTL Implementation☆58Updated 4 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆156Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆61Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆185Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- A repository FPGA-friendly SNN models☆33Updated 4 years ago
- CNN accelerator implemented with Spinal HDL☆152Updated last year
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆38Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆66Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆220Updated 2 years ago
- A Spiking neural network simulator NEST base on FPGA‘s cluster(LIF NEURON)☆17Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆72Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- ☆17Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆129Updated 2 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆157Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- ☆43Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA based Vision Transformer accelerator (Harvard CS205)☆123Updated 5 months ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆237Updated 6 years ago
- PYNQ学习资料☆164Updated 5 years ago
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago