OpenHEC / SNN-simulator-on-PYNQclusterLinks
☆94Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-on-PYNQcluster
Users that are interested in SNN-simulator-on-PYNQcluster are comparing it to the libraries listed below
Sorting:
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆201Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆60Updated 7 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- Spiking Neural Network RTL Implementation☆62Updated 4 years ago
- A repository FPGA-friendly SNN models☆34Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆71Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- Convolutional accelerator kernel, target ASIC & FPGA☆230Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- An LeNet RTL implement onto FPGA☆50Updated 7 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 4 years ago
- FPGA☆158Updated last year
- 中文:☆104Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Updated 5 years ago
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆66Updated 6 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆169Updated 2 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆40Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆89Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆43Updated 6 years ago