OpenHEC / SNN-simulator-on-PYNQcluster
☆89Updated 5 years ago
Alternatives and similar repositories for SNN-simulator-on-PYNQcluster:
Users that are interested in SNN-simulator-on-PYNQcluster are comparing it to the libraries listed below
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 weeks ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆177Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆146Updated last year
- Spiking Neural Network RTL Implementation☆53Updated 3 years ago
- 中文:☆97Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆172Updated last year
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆36Updated 4 years ago
- A repository FPGA-friendly SNN models☆32Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆144Updated 9 months ago
- An LeNet RTL implement onto FPGA☆44Updated 6 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆138Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆63Updated 6 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆90Updated 3 years ago
- PYNQ学习资料☆162Updated 5 years ago
- some interesting demos for starters☆73Updated 2 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆55Updated last year
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆147Updated 5 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆73Updated 2 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆92Updated last year
- Convolutional Neural Network RTL-level Design☆49Updated 3 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆15Updated 6 years ago
- Simulating implement of vgg16 network on Zynq-7020 FPGA☆38Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆99Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago