maswx / vu13p_corundumLinks
corundum work on vu13p
☆23Updated 2 years ago
Alternatives and similar repositories for vu13p_corundum
Users that are interested in vu13p_corundum are comparing it to the libraries listed below
Sorting:
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆18Updated last month
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆17Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆22Updated 10 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Updated 6 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆70Updated 10 months ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- ☆12Updated 3 years ago
- TX only RoCEv2. Super stripped down version of a RoCEv2 endpoint.☆33Updated 2 months ago
- Framework for FPGA-accelerated Middlebox Development☆48Updated 2 years ago
- ☆36Updated 7 months ago
- Distributed Accelerator OS☆64Updated 3 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆16Updated 11 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 6 years ago
- ☆27Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆23Updated 4 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated last month
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago