☆55Jun 22, 2022Updated 3 years ago
Alternatives and similar repositories for menshen
Users that are interested in menshen are comparing it to the libraries listed below
Sorting:
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆31Apr 26, 2022Updated 3 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Nov 16, 2022Updated 3 years ago
- Portable NIC Architecture☆60Feb 15, 2024Updated 2 years ago
- Metis: Understanding and Enhancing Regular Expressions in Network☆14Aug 19, 2022Updated 3 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Oct 26, 2021Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- ☆11Jun 21, 2024Updated last year
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- ☆15Sep 10, 2017Updated 8 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- A curated list of awesome smartnic tutorials, papers and projects.☆292Oct 27, 2025Updated 4 months ago
- A machine model for line-rate programmable switches☆26Oct 8, 2016Updated 9 years ago
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆140Aug 17, 2023Updated 2 years ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆78Sep 4, 2025Updated 6 months ago
- Implementation of Stateless and Stateful Cheetah with TCP timestamps for the Tofino P4 target☆20Sep 10, 2021Updated 4 years ago
- Morpheus: Domain Specific Run Time Optimization for Software Data Planes -- Presented at ASPLOS22☆35Apr 11, 2024Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- ☆20May 26, 2021Updated 4 years ago
- μP4: A framework for programming dataplane of network devices☆34Aug 4, 2020Updated 5 years ago
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- P4-14/16 Bluespec Compiler☆90Dec 26, 2017Updated 8 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆37Jul 2, 2019Updated 6 years ago
- ☆42Aug 14, 2023Updated 2 years ago
- Tools for profiling the Linux network stack.☆157Oct 21, 2022Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆24Nov 10, 2024Updated last year
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆29Oct 3, 2021Updated 4 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆60Feb 27, 2022Updated 4 years ago
- Automatic virtualization of (general) accelerators.☆47Nov 28, 2022Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- AMD OpenNIC Project Overview☆305Dec 20, 2022Updated 3 years ago
- A home for Genesis2 sources.☆44Updated this week
- Generating P4 Code for the Application Layer☆15Sep 27, 2023Updated 2 years ago
- Accelerating the regular expression matching on FPGA for applications in Networking and Bioinformatics.☆13Nov 24, 2017Updated 8 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,222Jul 5, 2024Updated last year