☆60Jul 11, 2024Updated 2 years ago
Alternatives and similar repositories for NetFPGA-PLUS
Users that are interested in NetFPGA-PLUS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMD OpenNIC Shell includes the HDL source files☆160Jan 2, 2025Updated last year
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆86Jan 3, 2025Updated last year
- AMD OpenNIC Project Overview☆348Dec 20, 2022Updated 3 years ago
- DPDK Drivers for AMD OpenNIC☆36Jul 20, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An EDM-enabled PHY + a rack-level network simulator☆14Dec 11, 2024Updated last year
- This repo contains the Limago code☆99May 8, 2025Updated last year
- RPerf: Accurate latency measurement framework for RDMA☆15Apr 14, 2026Updated 6 months ago
- Framework for FPGA-accelerated Middlebox Development☆50Feb 18, 2023Updated 3 years ago
- The repository for the 2024 IEEE Cloud Submission of OS4C☆10Oct 22, 2026Updated last week
- Networking Template Library for Vivado HLS☆30Jul 12, 2020Updated 6 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆974Oct 21, 2026Updated last week
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆18May 20, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 5 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆179Mar 20, 2025Updated last year
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆147Aug 17, 2023Updated 3 years ago
- All switching software as well as control software for a physically and emulated capable network coding switch. FPGA Acceleration added .…☆10Nov 19, 2019Updated 6 years ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- ☆10May 20, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- ☆42Aug 14, 2023Updated 3 years ago
- ☆38Oct 12, 2026Updated 2 weeks ago
- ☆15Apr 18, 2023Updated 3 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆49Jul 24, 2024Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ETHZ Heterogeneous Accelerated Compute Cluster.☆44Sep 7, 2026Updated last month
- This is the public repo for DREAM accepted to ICS 2025.☆12Dec 28, 2025Updated 10 months ago
- ☆57Dec 10, 2019Updated 6 years ago
- A zero-copy serialization library and networking stack.☆51Jan 19, 2024Updated 2 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- OpenTSN3.4开源项目的新特性：（1）交换平面深度解耦，硬件代码由TSS（时间敏感交换），HCP（硬件控制点）和OSMAC（Opensync MAC）实现。（2）集成了Opensync开源实现，支持802.1AS和AS6802两种时间同步协议；（3）集成了TSN硬件仿…☆43Aug 13, 2022Updated 4 years ago
- AI Accelerators-SC23-tutorial Repository☆12Nov 12, 2023Updated 2 years ago