Xilinx / open-nic-dpdk

Related projects: ⓘ

• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆53Updated 6 months ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆98Updated 3 months ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆36Updated last year
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆38Updated last year
• alexforencich / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆53Updated 4 months ago
• NetFPGA / NetFPGA-PLUS
  ☆46Updated 2 months ago
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆39Updated this week
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆77Updated 2 years ago
• mcjtag / tcam
  TCAM (Ternary Content-Addressable Memory) in Verilog
  ☆40Updated 11 months ago
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆93Updated 2 months ago
• fpgasystems / davos
  Distributed Accelerator OS
  ☆59Updated 2 years ago
• Xilinx / HLS_packet_processing
  ☆43Updated 4 years ago
• corundum / verilog-pcie
  Verilog PCI express components
  ☆18Updated last year
• programmable-scheduling / pifo-hardware
  ☆30Updated 8 years ago
• pcie-bench / pcie-model
  ☆53Updated 2 months ago
• gengyl08 / NetFPGA-10G
  Yilong's NetFPGA-10G Repo
  ☆10Updated 9 years ago
• lucasbrasilino / net2axis
  Verilog network module. Models network traffic from pcap to AXI-Stream
  ☆23Updated 3 years ago
• Xilinx / pcie_qdma_ats_example
  ☆18Updated 3 years ago
• hpcn-uam / efficient_checksum-offload-engine
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆16Updated 5 years ago
• luinaudt / deparser
  ☆16Updated 2 years ago
• acsl-technion / ntl
  Networking Template Library for Vivado HLS
  ☆28Updated 4 years ago
• multitenancy-project / menshen
  ☆41Updated 2 years ago
• fpgasystems / Centaur
  Centaur, a framework for hybrid CPU-FPGA databases
  ☆25Updated 7 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆33Updated 6 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 2 years ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆95Updated last year
• tymonx / virtio
  Virtio implementation in SystemVerilog
  ☆46Updated 6 years ago
• maswx / vu13p_corundum
  corundum work on vu13p
  ☆17Updated 10 months ago
• RSPwFPGAs / virtio-fpga
  A platform for emulating Virtio devices with FPGAs
  ☆24Updated 3 years ago
• alexforencich / verilog-cam
  Verilog Content Addressable Memory Module
  ☆100Updated 2 years ago