Xilinx / open-nic-dpdkLinks
DPDK Drivers for AMD OpenNIC
☆26Updated 2 years ago
Alternatives and similar repositories for open-nic-dpdk
Users that are interested in open-nic-dpdk are comparing it to the libraries listed below
Sorting:
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 6 months ago
- AMD OpenNIC Shell includes the HDL source files☆117Updated 7 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- ☆47Updated 5 years ago
- This repo contains the Limago code☆85Updated 2 months ago
- ☆53Updated last year
- Ethernet switch implementation written in Verilog☆51Updated 2 years ago
- ESnet SmartNIC hardware design repository.☆54Updated 3 weeks ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 7 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 4 months ago
- Network Development Kit (NDK) for FPGA cards with example application☆58Updated last week
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆66Updated 8 months ago
- Networking Template Library for Vivado HLS☆28Updated 5 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆127Updated 3 years ago
- ☆51Updated 3 years ago
- Verilog PCI express components☆23Updated 2 years ago
- AMD OpenNIC Project Overview☆273Updated 2 years ago
- VNx: Vitis Network Examples☆151Updated last year
- Network packet parser generator☆52Updated 4 years ago
- ☆16Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- P4-14/16 Bluespec Compiler☆87Updated 7 years ago
- ☆66Updated last week
- ☆33Updated 9 years ago
- ☆14Updated 2 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆53Updated 4 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Updated 4 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago