Xilinx / open-nic-dpdkLinks
DPDK Drivers for AMD OpenNIC
☆26Updated last year
Alternatives and similar repositories for open-nic-dpdk
Users that are interested in open-nic-dpdk are comparing it to the libraries listed below
Sorting:
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 5 months ago
- AMD OpenNIC Shell includes the HDL source files☆117Updated 5 months ago
- ☆33Updated 9 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆37Updated 6 years ago
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- ☆47Updated 5 years ago
- ☆63Updated 4 months ago
- ☆51Updated 11 months ago
- ☆51Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆64Updated 7 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- Verilog PCI express components☆22Updated last year
- ESnet SmartNIC hardware design repository.☆53Updated last week
- This repo contains the Limago code☆86Updated last month
- Ethernet switch implementation written in Verilog☆49Updated 2 years ago
- corundum work on vu13p☆19Updated last year
- ☆65Updated last week
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- ☆14Updated 2 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- P4-14/16 Bluespec Compiler☆87Updated 7 years ago
- ☆24Updated 4 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆136Updated 3 months ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆49Updated last year
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- VNx: Vitis Network Examples☆150Updated 10 months ago