Xilinx / open-nic-dpdk
DPDK Drivers for AMD OpenNIC
☆24Updated last year
Alternatives and similar repositories for open-nic-dpdk:
Users that are interested in open-nic-dpdk are comparing it to the libraries listed below
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated last month
- AMD OpenNIC Shell includes the HDL source files☆107Updated last month
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- ☆51Updated 7 months ago
- ☆60Updated last week
- Distributed Accelerator OS☆61Updated 2 years ago
- Ethernet switch implementation written in Verilog☆43Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆115Updated last month
- ☆45Updated 5 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- corundum work on vu13p☆18Updated last year
- ☆40Updated 3 months ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆34Updated 6 years ago
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago
- ☆22Updated 3 years ago
- ESnet SmartNIC hardware design repository.☆45Updated last week
- ☆30Updated 9 years ago
- Verilog PCI express components☆21Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆60Updated 3 months ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆45Updated last year
- This repo contains the Limago code☆80Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆12Updated last year
- ☆16Updated 3 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- ☆45Updated 2 years ago
- Verilog Content Addressable Memory Module☆101Updated 2 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago