Xilinx / open-nic-dpdk
DPDK Drivers for AMD OpenNIC
☆24Updated last year
Alternatives and similar repositories for open-nic-dpdk:
Users that are interested in open-nic-dpdk are comparing it to the libraries listed below
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 4 months ago
- AMD OpenNIC Shell includes the HDL source files☆115Updated 4 months ago
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- Distributed Accelerator OS☆62Updated 3 years ago
- ☆51Updated 9 months ago
- ☆46Updated 5 years ago
- ☆62Updated 2 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- This repo contains the Limago code☆83Updated last week
- ☆31Updated 9 years ago
- Networking Template Library for Vivado HLS☆28Updated 4 years ago
- ESnet SmartNIC hardware design repository.☆50Updated last week
- pcie-bench code for NetFPGA/VCU709 cards☆35Updated 6 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆127Updated last month
- ☆16Updated 3 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆48Updated last year
- ☆45Updated 2 years ago
- ☆23Updated 4 years ago
- ☆14Updated 2 years ago
- A DPDK repo with Corundum driver☆28Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆62Updated 6 months ago
- corundum work on vu13p☆18Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 8 years ago
- Verilog PCI express components☆22Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆23Updated 3 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Updated 4 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago