strath-sdr / rfsoc_qsfp_offloadLinks
RFSoC QSFP Data Offload Design with GNU Radio
☆24Updated 10 months ago
Alternatives and similar repositories for rfsoc_qsfp_offload
Users that are interested in rfsoc_qsfp_offload are comparing it to the libraries listed below
Sorting:
- Python productivity for RFSoC platforms☆80Updated last week
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆33Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆53Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆27Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆121Updated last year
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- ☆21Updated last week
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆55Updated last year
- ☆19Updated 4 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆230Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- RTL implementation of components for DVB-S2☆126Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- MATLAB toolbox for ADI transceiver products☆62Updated 6 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆76Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆211Updated 5 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆110Updated last year
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆84Updated 8 months ago