strath-sdr / rfsoc_qsfp_offloadLinks
RFSoC QSFP Data Offload Design with GNU Radio
☆23Updated 8 months ago
Alternatives and similar repositories for rfsoc_qsfp_offload
Users that are interested in rfsoc_qsfp_offload are comparing it to the libraries listed below
Sorting:
- Python productivity for RFSoC platforms☆78Updated last month
- PYNQ example of using the RFSoC as a QPSK transceiver.☆104Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆15Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆29Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆50Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆83Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆29Updated 3 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆26Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆113Updated last year
- ☆19Updated 3 years ago
- ☆19Updated 7 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆62Updated 4 years ago
- ☆28Updated last year
- MATLAB toolbox for ADI transceiver products☆63Updated 4 months ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆39Updated 9 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆219Updated 2 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆210Updated 3 months ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆81Updated 6 months ago
- A basic Soft(Gate)ware Defined Radio architecture☆89Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆37Updated 10 months ago
- The USRP™ Hardware Driver FPGA Repository☆291Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 4 months ago
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆73Updated 2 years ago