strath-sdr / rfsoc_qsfp_offloadLinks
RFSoC QSFP Data Offload Design with GNU Radio
☆25Updated 11 months ago
Alternatives and similar repositories for rfsoc_qsfp_offload
Users that are interested in rfsoc_qsfp_offload are comparing it to the libraries listed below
Sorting:
- Python productivity for RFSoC platforms☆84Updated 2 weeks ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆55Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆87Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆239Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆30Updated 3 years ago
- ☆23Updated last month
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆124Updated last week
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆30Updated 2 years ago
- RTL implementation of components for DVB-S2☆128Updated 2 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆38Updated last year
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆58Updated last year
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- ☆28Updated last year
- MATLAB toolbox for ADI transceiver products☆63Updated 7 months ago
- The USRP™ Hardware Driver FPGA Repository☆292Updated 3 years ago
- ☆19Updated 4 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆48Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆98Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆214Updated 6 months ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆22Updated 7 months ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆60Updated 6 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆77Updated 2 years ago