RFSoC QSFP Data Offload Design with GNU Radio
☆31Jul 7, 2026Updated last month
Alternatives and similar repositories for rfsoc_qsfp_offload
Users that are interested in rfsoc_qsfp_offload are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Demonstration of Automatic Gain Control with PYNQ☆17Jun 28, 2022Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆45Jan 28, 2026Updated 6 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆37Jan 24, 2023Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆32May 22, 2023Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆62Jul 16, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Python productivity for RFSoC platforms☆99Aug 7, 2026Updated last week
- RFSoC2x2 board repo for PYNQ☆17Oct 11, 2022Updated 3 years ago
- VNx: Vitis Network Examples☆163Aug 25, 2025Updated 11 months ago
- A collection of RFSoC introductory notebooks for PYNQ.☆29Oct 29, 2021Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆122Jan 28, 2026Updated 6 months ago
- ☆21Apr 1, 2026Updated 4 months ago
- ☆20Sep 15, 2021Updated 4 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆275Jun 6, 2023Updated 3 years ago
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- A Python 3 C++ extension to simplify development using USRP software-defined radios.☆12Mar 16, 2026Updated 5 months ago
- ☆15Nov 30, 2023Updated 2 years ago
- ☆28Sep 25, 2025Updated 10 months ago
- 100G Udp Link For axi Stream☆17Jun 27, 2023Updated 3 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆93Jul 7, 2026Updated last month
- Board files to build the ZCU111 PYNQ image☆21Oct 11, 2022Updated 3 years ago
- Board repo for the ZCU216 RFSOC☆34Jun 9, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Example applications for UHD/RFNoC☆20Mar 8, 2022Updated 4 years ago
- pynq framework for antsdr☆37May 31, 2024Updated 2 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆29Mar 27, 2025Updated last year
- 国产VU13P加速卡资料☆86Mar 17, 2025Updated last year
- Advanced multi-band GNSS SDR front-end implementation in an RFSoC integrated circuit. GPL-3.0 license☆28Sep 3, 2024Updated last year
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆23Oct 22, 2019Updated 6 years ago
- VHDL Modules☆24Mar 16, 2015Updated 11 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆45Sep 9, 2024Updated last year
- GNU Radio Gpredict Doppler shift correction block☆30Jul 31, 2023Updated 3 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.☆32Nov 8, 2025Updated 9 months ago