strath-sdr / rfsoc_qsfp_offload
RFSoC QSFP Data Offload Design with GNU Radio
☆18Updated 4 months ago
Alternatives and similar repositories for rfsoc_qsfp_offload:
Users that are interested in rfsoc_qsfp_offload are comparing it to the libraries listed below
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆25Updated last year
- Python productivity for RFSoC platforms☆66Updated 10 months ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆46Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆35Updated last year
- ☆19Updated 3 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆20Updated 3 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆59Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆76Updated 9 months ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆34Updated 7 months ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆97Updated 9 months ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆171Updated last year
- Standalone application based on ADI hdl and no_OS for ANTSDR.☆21Updated 3 weeks ago
- MATLAB toolbox for ADI transceiver products☆62Updated 3 weeks ago
- pynq framework for antsdr☆34Updated 10 months ago
- HDL code for a complex multiplier with AXI stream interface☆16Updated 2 years ago
- ☆27Updated last year
- ☆15Updated 3 months ago
- ☆41Updated last year
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- RTL implementation of components for DVB-S2☆116Updated last year
- Dual-Mode PSK Transceiver on SDR With FPGA☆30Updated 6 months ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago