strath-sdr / rfsoc_qsfp_offloadLinks
RFSoC QSFP Data Offload Design with GNU Radio
☆25Updated last year
Alternatives and similar repositories for rfsoc_qsfp_offload
Users that are interested in rfsoc_qsfp_offload are comparing it to the libraries listed below
Sorting:
- PYNQ example of using the RFSoC as a QPSK transceiver.☆109Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- Python productivity for RFSoC platforms☆85Updated 2 months ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆58Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆89Updated last year
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆34Updated 2 years ago
- ☆23Updated 3 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆129Updated 2 weeks ago
- RTL implementation of components for DVB-S2☆130Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆59Updated last year
- MATLAB toolbox for ADI transceiver products☆64Updated this week
- Board repo for the ZCU216 RFSOC☆31Updated 3 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆31Updated 2 years ago
- The USRP™ Hardware Driver FPGA Repository☆294Updated 4 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆247Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆50Updated last year
- A collection of RFSoC introductory notebooks for PYNQ.☆25Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆219Updated 8 months ago
- Scripts and tools created by ADI to be used with MATLAB and Simulink with ADI products☆79Updated 4 years ago
- ☆19Updated 4 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆80Updated 2 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆63Updated 5 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Learn how to deploy an algorithm to an FPGA using MATLAB and Simulink.☆88Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆56Updated 7 years ago
- ☆28Updated last year