A Scalable BFS Accelerator on FPGA-HBM Platform
☆13Jul 30, 2021Updated 4 years ago
Alternatives and similar repositories for ScalaBFS
Users that are interested in ScalaBFS are comparing it to the libraries listed below
Sorting:
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Dec 16, 2021Updated 4 years ago
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆18Apr 9, 2024Updated last year
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- DASS HLS Compiler☆29Oct 4, 2023Updated 2 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Dec 16, 2022Updated 3 years ago
- The sources of the online SpinalHDL doc☆30Mar 6, 2026Updated 2 weeks ago
- ☆36Jan 21, 2021Updated 5 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- ☆17May 14, 2020Updated 5 years ago
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Digital signal processing library☆18Oct 13, 2020Updated 5 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- P4 compatible HLS modules☆11Apr 23, 2018Updated 7 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- ☆29Nov 5, 2021Updated 4 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- ☆13Aug 1, 2024Updated last year
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆15Mar 1, 2022Updated 4 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 5 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆93Apr 29, 2022Updated 3 years ago
- Triangle Counting for the GPU using CUDA.☆14Nov 5, 2015Updated 10 years ago
- Synchronous Slave FIFO Interface between Xilinx Spartan 3E and Cypress FX3☆15Mar 11, 2015Updated 11 years ago
- RFNoC out-of-tree module for a channelizer☆16Mar 14, 2018Updated 8 years ago
- Package for computing multiparameter persistence summaries☆10Oct 27, 2023Updated 2 years ago
- ☆14Feb 22, 2018Updated 8 years ago
- Enterprise: Breadth-First Graph Traversal on GPUs. SC'15.☆32May 20, 2017Updated 8 years ago
- 通过SPI协议实现FPGA multiboot在线升级功能☆13May 17, 2018Updated 7 years ago
- ☆29Oct 20, 2019Updated 6 years ago
- SpinalHDL - Cryptography libraries☆59Jul 19, 2024Updated last year
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆18Feb 27, 2024Updated 2 years ago