lizardll / ScalaBFSLinks
A Scalable BFS Accelerator on FPGA-HBM Platform
☆13Updated 3 years ago
Alternatives and similar repositories for ScalaBFS
Users that are interested in ScalaBFS are comparing it to the libraries listed below
Sorting:
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- ☆13Updated last year
- ☆24Updated 4 years ago
- ☆25Updated 3 years ago
- Scaling Graph Processing on HBM-enabled FPGAs with Heterogeneous Pipelines☆18Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- An end-to-end GCN inference accelerator written in HLS☆19Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Graph accelerator on FPGAs and ASICs☆12Updated 6 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- ☆35Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- ☆16Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆10Updated 2 years ago
- Heterogenous ML accelerator☆18Updated last month
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Processing-in Memory Architecture for Multiply-Accumulate Operations with Hybrid Memory Cube☆12Updated 8 years ago
- The Chronos FPGA Framework to accelerate ordered applications☆22Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- NeuraChip Accelerator Simulator☆12Updated last year