Alternatives and similar repositories for FpgaNIC:

Users that are interested in FpgaNIC are comparing it to the libraries listed below

• RC4ML / Shuhai
  Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…
  ☆106Updated last year
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆115Updated last month
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆101Updated last year
• Xilinx / Get_Moving_With_Alveo
  For publishing the source for UG1352 "Get Moving with Alveo"
  ☆49Updated 4 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆107Updated last month
• ETH-PLUS / Jingzhao
  ☆40Updated 3 months ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆141Updated 6 months ago
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆42Updated 6 months ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆64Updated last month
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆86Updated 4 months ago
• miglopst / PIM_NDP_papers
  ☆63Updated 4 years ago
• fpgasystems / davos
  Distributed Accelerator OS
  ☆61Updated 2 years ago
• agsiddharth / CAL-DPDK-GEM5
  Modifications to GEM5 for running kernel bypass networking. (DPDK)
  ☆15Updated last year
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…
  ☆236Updated this week
• Xtra-Computing / ThunderGP
  HLS-based Graph Processing Framework on FPGAs
  ☆145Updated 2 years ago
• PrincetonUniversity / muchiSim
  Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…
  ☆62Updated 7 months ago
• Systems-ShiftLab / MultiPIM
  MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
  ☆53Updated 3 years ago
• ncsg-group / csRNA
  ☆13Updated 8 months ago
• NetFPGA / NetFPGA-PLUS
  ☆51Updated 7 months ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆30Updated 3 years ago
• gthparch / HBM
  High Bandwidth Memory (HBM) timing model based on DRAMSim2
  ☆41Updated 7 years ago
• upmem / dpu_demo
  Examples of DPU programs using the UPMEM DPU SDK
  ☆40Updated 3 weeks ago
• CMU-SAFARI / DAMOV
  DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…
  ☆80Updated last year
• Yinxiao-Feng / chiplet-network-sim
  ☆23Updated 2 months ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆43Updated 2 years ago
• Xilinx / xup_aie_training
  Hands-on experience programming AI Engines using Vitis Unified Software Platform
  ☆38Updated 6 months ago
• esl-epfl / gem5-X
  The gem5-X open source framework (based on the gem5 simulator)
  ☆38Updated last year
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆84Updated 4 months ago
• GD06 / mpu-sim_distribution
  ☆13Updated last year
• UCLA-VAST / hbmbench
  ☆23Updated 4 years ago