RC4ML / FpgaNICLinks
FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
☆127Updated last year
Alternatives and similar repositories for FpgaNIC
Users that are interested in FpgaNIC are comparing it to the libraries listed below
Sorting:
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆132Updated 2 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆52Updated 9 months ago
- ☆55Updated 3 weeks ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated 2 years ago
- VNx: Vitis Network Examples☆149Updated 10 months ago
- ☆91Updated last year
- AMD OpenNIC Shell includes the HDL source files☆117Updated 4 months ago
- ☆13Updated last year
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆94Updated 2 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 4 months ago
- ☆48Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆51Updated 10 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆62Updated 3 weeks ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- ☆66Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆55Updated 5 years ago
- A Cycle-level simulator for M2NDP☆27Updated 3 weeks ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆167Updated 2 years ago