RC4ML / FpgaNICLinks
FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
☆129Updated last year
Alternatives and similar repositories for FpgaNIC
Users that are interested in FpgaNIC are comparing it to the libraries listed below
Sorting:
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆139Updated 3 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆53Updated 11 months ago
- Clio, ASPLOS'22.☆77Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated 3 weeks ago
- ☆65Updated 4 years ago
- ☆66Updated last week
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- ☆64Updated 5 months ago
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- ☆51Updated 3 years ago
- ☆53Updated last year
- VNx: Vitis Network Examples☆150Updated 11 months ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆268Updated last week
- ☆24Updated 4 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 6 months ago
- AMD OpenNIC Shell includes the HDL source files☆117Updated 6 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated last week
- HW/SW co-designed end-host RPC stack☆20Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆13Updated last year
- A Cycle-level simulator for M2NDP☆28Updated 2 months ago
- ☆14Updated 2 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator Based on gem5☆78Updated 3 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 10 months ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆51Updated 5 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆170Updated 2 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆22Updated 4 months ago