RC4ML / FpgaNICLinks
FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
☆132Updated 2 years ago
Alternatives and similar repositories for FpgaNIC
Users that are interested in FpgaNIC are comparing it to the libraries listed below
Sorting:
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆146Updated 6 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆57Updated last year
- ☆72Updated last month
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 3 months ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆291Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- ☆13Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 9 months ago
- ☆51Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆46Updated 2 years ago
- ☆65Updated 4 years ago
- ☆68Updated 7 months ago
- ☆24Updated 4 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆177Updated 3 years ago
- ☆53Updated last year
- VNx: Vitis Network Examples☆154Updated last month
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 6 years ago
- Gem5 with PCI Express integrated.☆21Updated 7 years ago
- A Cycle-level simulator for M2NDP☆30Updated last month
- ☆29Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 8 years ago
- A Full-System Simulator for CXL-Based SSD Memory System☆32Updated 9 months ago
- Examples of DPU programs using the UPMEM DPU SDK☆44Updated 8 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆29Updated 6 months ago