RC4ML / FpgaNICLinks
FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
☆140Updated 2 years ago
Alternatives and similar repositories for FpgaNIC
Users that are interested in FpgaNIC are comparing it to the libraries listed below
Sorting:
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆157Updated 10 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆62Updated last year
- ☆82Updated 4 months ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆118Updated 7 months ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆71Updated last year
- ☆70Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆100Updated 6 months ago
- VNx: Vitis Network Examples☆156Updated 4 months ago
- AMD OpenNIC Shell includes the HDL source files☆135Updated last year
- ☆53Updated last year
- ☆29Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆320Updated last week
- For publishing the source for UG1352 "Get Moving with Alveo"☆49Updated 5 years ago
- ☆81Updated 5 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Updated last year
- HW/SW co-designed end-host RPC stack☆20Updated 4 years ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆179Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 4 years ago
- ☆15Updated 2 years ago
- A Cycle-level simulator for M2NDP☆32Updated 5 months ago
- ☆54Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆45Updated 11 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- ☆72Updated 11 months ago
- Framework for FPGA-accelerated Middlebox Development☆49Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆76Updated 4 months ago