RC4ML / FpgaNIC
FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs
☆120Updated last year
Related projects ⓘ
Alternatives and complementary repositories for FpgaNIC
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆104Updated 3 weeks ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆95Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆55Updated 8 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆81Updated last month
- VNx: Vitis Network Examples☆137Updated 3 months ago
- ☆31Updated last month
- ☆47Updated 4 months ago
- ☆10Updated 5 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆99Updated 5 months ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- For publishing the source for UG1352 "Get Moving with Alveo"☆47Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- Framework for FPGA-accelerated Middlebox Development☆40Updated last year
- Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…☆221Updated this week
- ☆43Updated 2 years ago
- ☆23Updated 3 years ago
- Clio, ASPLOS'22.☆72Updated 2 years ago
- HLS-based Graph Processing Framework on FPGAs☆139Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- Distributed Accelerator OS☆60Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- An Agile Chisel-Based SoC Design Framework☆26Updated 2 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆28Updated 3 months ago
- ☆12Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year