☆28Apr 28, 2021Updated 5 years ago
Alternatives and similar repositories for pcie_qdma_ats_example
Users that are interested in pcie_qdma_ats_example are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- NetFPGA 1G CML Live development repository☆14Jun 23, 2020Updated 6 years ago
- Netcope P4 Examples☆13Jan 7, 2020Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆111Jun 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Sep 28, 2026Updated last month
- AMD OpenNIC Project Overview☆349Dec 20, 2022Updated 3 years ago
- AMD OpenNIC Shell includes the HDL source files☆161Jan 2, 2025Updated last year
- ☆14Mar 8, 2023Updated 3 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 3 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- AMD Xilinx University Program Vivado tutorial☆59Feb 13, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ESnet general-purpose FPGA design library.☆14Updated this week
- gem5 simulator with a gpgpu+graphics GPU model☆62Jun 27, 2020Updated 6 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆181Mar 20, 2025Updated last year
- Official code repository for "Pimba: A Processing-in-Memory Acceleration for Post-Transformer Large Language Model Serving [MICRO'25]"☆27Oct 23, 2025Updated last year
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- My MSc Thesis: Low Latency Router Microarchitecture for Network-on-Chip Implemented on an FPGA☆13Jun 26, 2018Updated 8 years ago
- FB+-tree: A Memory-Optimized B+-tree with Latch-Free Update☆12Jun 10, 2026Updated 4 months ago
- ☆12Oct 18, 2024Updated 2 years ago
- High-Performance Reproducible BLAS using posit arithmetic☆12Mar 16, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Programming framework for serverless compute☆15Dec 3, 2019Updated 6 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- ☆15Apr 5, 2023Updated 3 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆869Sep 14, 2023Updated 3 years ago
- Multi-instance MCTP daemon application.☆10Oct 7, 2024Updated 2 years ago
- Complete UCIe v2.0 Controller RTL Implementation with Revolutionary 128 Gbps PAM4 Signaling - Architecture Design Complete, Ready for RTL…☆41Aug 30, 2025Updated last year
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆62Nov 23, 2021Updated 4 years ago
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 5 years ago
- ☆23May 24, 2015Updated 11 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆243Apr 23, 2024Updated 2 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 7 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 9 years ago
- Gaia DR3 has 6.6M quasar candidates! We construct a new quasar catalog for cosmology with them.☆10Oct 2, 2026Updated last month