Virtio front-end and back-end bridge, implemented with FPGA.
☆28Sep 16, 2020Updated 5 years ago
Alternatives and similar repositories for virtio-fpga-bridge
Users that are interested in virtio-fpga-bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A platform for emulating Virtio devices with FPGAs☆26Mar 31, 2021Updated 5 years ago
- Virtio implementation in SystemVerilog☆49Jan 23, 2018Updated 8 years ago
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- Drivers for Netronome Flow Processor devices, including the NFP4xxx and NFP6xxx models.☆34Jun 23, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- HLS implementation of cuckoo hashing. Refer to paper : https://ieeexplore.ieee.org/document/7577355/☆14Dec 4, 2018Updated 7 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆50Jul 10, 2021Updated 4 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Jun 23, 2018Updated 7 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16Dec 8, 2025Updated 4 months ago
- Verilog Content Addressable Memory Module☆117Mar 2, 2022Updated 4 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆17Mar 26, 2025Updated last year
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- REAPR (Reconfigurable Engine for Automata Processing) is a general-purpose framework for accelerating automata processing applications su…☆16Jun 29, 2019Updated 6 years ago
- OASIS Virtual I/O Device TC: Source code for the VIRTIO (Virtual I/O) Specification maintained by the OASIS Virtual I/O Device (VIRTIO) T…☆297Apr 8, 2026Updated last week
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- jump to a place when progam runs to the max instruction number☆15Dec 14, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- AMD OpenNIC Shell includes the HDL source files☆137Jan 2, 2025Updated last year
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated 3 weeks ago
- HDL Obfuscator☆12May 13, 2021Updated 4 years ago
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 4 years ago
- Open Programmable Acceleration Engine☆269Jul 25, 2025Updated 8 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆57Jun 22, 2022Updated 3 years ago
- An open source hardware engine for Open vSwitch on FPGA☆26Dec 8, 2012Updated 13 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- 在RISC-V处理器上实现一个轻量级的Hypervisor。☆12Dec 25, 2020Updated 5 years ago
- See the Wiki page below for details about the SR/IOV patch set☆20Sep 28, 2021Updated 4 years ago
- ☆83Oct 25, 2014Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago