Virtio front-end and back-end bridge, implemented with FPGA.
☆29Sep 16, 2020Updated 5 years ago
Alternatives and similar repositories for virtio-fpga-bridge
Users that are interested in virtio-fpga-bridge are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A platform for emulating Virtio devices with FPGAs☆26Mar 31, 2021Updated 5 years ago
- Virtio implementation in SystemVerilog☆49Jan 23, 2018Updated 8 years ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Jan 19, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Drivers for Netronome Flow Processor devices, including the NFP4xxx and NFP6xxx models.☆34Jun 23, 2025Updated 10 months ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆14Jun 1, 2017Updated 8 years ago
- A library for PCIe Transaction Layer☆62Apr 27, 2022Updated 4 years ago
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆50Jul 10, 2021Updated 4 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆21Jun 24, 2019Updated 6 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 3 years ago
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆108Jun 23, 2018Updated 7 years ago
- 👌 This linter plugin for SublimeLinter provides an interface to Verilator (Verilog Simulator)☆16Dec 8, 2025Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog Content Addressable Memory Module☆117Mar 2, 2022Updated 4 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆21Dec 3, 2020Updated 5 years ago
- PCI express simulation framework for Cocotb☆204Sep 8, 2025Updated 8 months ago
- ☆17Mar 26, 2025Updated last year
- ☆19Sep 4, 2023Updated 2 years ago
- Framework for FPGA-accelerated Middlebox Development☆49Feb 18, 2023Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- OASIS Virtual I/O Device TC: Source code for the VIRTIO (Virtual I/O) Specification maintained by the OASIS Virtual I/O Device (VIRTIO) T…☆300Apr 8, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- (under construction) Experimental circuit design for FPGA based PCIe accelerator board providing emulated NVMe/PCIe device that its read/…☆28Feb 7, 2023Updated 3 years ago
- jump to a place when progam runs to the max instruction number☆15Dec 14, 2023Updated 2 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 7 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆138Jan 2, 2025Updated last year
- TCP Offload Engine☆78Nov 18, 2017Updated 8 years ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated last month
- HDL Obfuscator☆12May 13, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- build mainline SBI and Linux for allwinner D1 nezha board☆11Jun 30, 2021Updated 4 years ago
- Open Programmable Acceleration Engine☆269Apr 21, 2026Updated 2 weeks ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- ☆57Jun 22, 2022Updated 3 years ago
- An open source hardware engine for Open vSwitch on FPGA☆26Dec 8, 2012Updated 13 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago