MEEP FPGA Shell project, currently supporting Alveos u280 and u55c
☆14Mar 14, 2024Updated 2 years ago
Alternatives and similar repositories for fpga_shell
Users that are interested in fpga_shell are comparing it to the libraries listed below
Sorting:
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Mar 11, 2026Updated last week
- ArcFaceDemo接入双数据库☆10May 22, 2020Updated 5 years ago
- ☆13Apr 15, 2025Updated 11 months ago
- ☆36Feb 17, 2025Updated last year
- ☆12May 16, 2025Updated 10 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- ☆19Nov 26, 2025Updated 3 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Jun 15, 2025Updated 9 months ago
- TFHE is a popular algorithm for homomorphic encryption. Staring with a C/C++ specification of TFHE to be provided, This project rewrite t…☆20May 27, 2024Updated last year
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- ☆10Jun 26, 2025Updated 8 months ago
- Aquila: a 32-bit RISC-V processor for Xilinx FPGAs.☆38Oct 25, 2023Updated 2 years ago
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- Implementation VexRiscv on ultra96☆13Apr 18, 2022Updated 3 years ago
- DPI module for UART-based console interaction with Verilator simulations☆25Oct 27, 2012Updated 13 years ago
- ☆14Jul 11, 2022Updated 3 years ago
- CoMeT is a new low-cost RowHammer mitigation that uses Count-Min Sketch-based aggressor row tracking, as described in our HPCA'24 paper h…☆11Jan 23, 2026Updated last month
- Fixed-point math library with VHDL, Python and MATLAB support☆38Oct 15, 2025Updated 5 months ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆36Mar 12, 2026Updated last week
- ZPrize entry for Accelerating NTT Operations on an FPGA☆16Nov 18, 2022Updated 3 years ago
- FPGA digital camera controller and frame capture device in VHDL☆15Feb 11, 2013Updated 13 years ago
- Alveo Versal Example Design☆60Jan 28, 2026Updated last month
- ☆14Apr 18, 2024Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Dec 19, 2021Updated 4 years ago
- ☆13Sep 22, 2022Updated 3 years ago
- A LaTeX beamer template for openSUSE☆10Apr 6, 2019Updated 6 years ago
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆34Feb 20, 2026Updated last month
- ☆14Feb 18, 2021Updated 5 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- ☆29May 5, 2022Updated 3 years ago
- New RowHammer mitigation mechanism that is area-, performance-, and energy-efficient especially at very low (e.g., 125) RowHammer thresho…☆17May 2, 2024Updated last year
- Towards Addressing Label Skews in One-Shot Federated Learning (ICLR 2023)☆17Nov 2, 2023Updated 2 years ago
- USB UART driver based on libusb. Implemented as a relay of bulk endpoint data to Linux pipes. Supports Android.☆16Jan 16, 2026Updated 2 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆23Dec 17, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆185Mar 8, 2026Updated last week
- ☆10Nov 15, 2023Updated 2 years ago
- The ISA specification for the ZiCondOps extension.☆19Mar 21, 2024Updated 2 years ago
- C app that injects artisanal performance improvement changes into Stellaris☆14Jun 9, 2022Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 2 years ago