MEEPproject / fpga_shellLinks
MEEP FPGA Shell project, currently supporting Alveos u280 and u55c
☆13Updated last year
Alternatives and similar repositories for fpga_shell
Users that are interested in fpga_shell are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆26Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- ☆24Updated 4 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 8 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- ☆20Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- understanding of cocotb （In Chinese Only）☆17Updated 2 weeks ago
- ☆27Updated 5 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- ☆35Updated 4 years ago
- Chisel implementation of AES☆23Updated 5 years ago
- DASS HLS Compiler☆29Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- ☆13Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- ☆14Updated 2 years ago
- ☆75Updated 10 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆14Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- eyeriss-chisel3☆40Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆23Updated last month
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆20Updated 9 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago