MEEPproject / fpga_shellLinks
MEEP FPGA Shell project, currently supporting Alveos u280 and u55c
☆12Updated last year
Alternatives and similar repositories for fpga_shell
Users that are interested in fpga_shell are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆25Updated 3 years ago
- ☆27Updated 5 years ago
- ☆24Updated 4 years ago
- ☆26Updated last year
- ☆35Updated 4 years ago
- corundum work on vu13p☆18Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- HLS for Networks-on-Chip☆34Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆8Updated 2 years ago
- ☆13Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- ☆4Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- BlackParrot on Zynq☆41Updated 3 months ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago