Alternatives and similar repositories for Jingzhao

Users that are interested in Jingzhao are comparing it to the libraries listed below

• RC4ML / RPCNIC

  View on GitHub
  RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]
  ☆13Dec 9, 2024Updated last year
• maswx / vu13p_corundum

  View on GitHub
  corundum work on vu13p
  ☆23Nov 10, 2023Updated 2 years ago
• spcl / pspin

  View on GitHub
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆105Feb 22, 2023Updated 2 years ago
• ucsdsysnet / Rosebud

  View on GitHub
  Framework for FPGA-accelerated Middlebox Development
  ☆49Feb 18, 2023Updated 2 years ago
• datenlord / open-rdma

  View on GitHub
  RoCE v2 hardware and software implementation
  ☆182Sep 26, 2024Updated last year
• wegul / EDM

  View on GitHub
  An EDM-enabled PHY + a rack-level network simulator
  ☆12Dec 11, 2024Updated last year
• Xilinx / RecoNIC

  View on GitHub
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆160Mar 20, 2025Updated 10 months ago
• NASA-NJU / PrioPlus

  View on GitHub
  ☆22Oct 7, 2025Updated 4 months ago
• RISMicroDevices / RMM4NC30F2X

  View on GitHub
  Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022
  ☆11Sep 21, 2022Updated 3 years ago
• ncsg-group / csRNA

  View on GitHub
  ☆13May 30, 2024Updated last year
• utnslab / RingleaderNIC

  View on GitHub
  ☆15Apr 18, 2023Updated 2 years ago
• PKUZHOU / NeoMem-MICRO-2024

  View on GitHub
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆63Aug 11, 2024Updated last year
• cchan / fp8_mul

  View on GitHub
  A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.
  ☆14Nov 23, 2022Updated 3 years ago
• ucb-ee290c / fa18-smartnic

  View on GitHub
  SmartNIC
  ☆14Dec 13, 2018Updated 7 years ago
• cmu-snap / BBQ

  View on GitHub
  Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24.
  ☆21Apr 23, 2024Updated last year
• TUM-LIS / lisnoc

  View on GitHub
  LIS Network-on-Chip Implementation
  ☆34Aug 29, 2016Updated 9 years ago
• l-nic / chipyard

  View on GitHub
  An Agile Chisel-Based SoC Design Framework
  ☆26Dec 29, 2021Updated 4 years ago
• Winters123 / FastRMT

  View on GitHub
  Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.
  ☆30Apr 26, 2022Updated 3 years ago
• HKUST-SING / srnic-simulation-public

  View on GitHub
  ☆21Apr 2, 2023Updated 2 years ago
• kimi-michael / Ring-NoC

  View on GitHub
  a scaleable ring topology network on chip (NoC) implemented in BSV
  ☆12Oct 14, 2014Updated 11 years ago
• Cherries-Man / NS3-MP-RDMA

  View on GitHub
  Simulation of Multi-Path-RDMA algorithm based on ns-3
  ☆21May 12, 2024Updated last year
• casys-kaist / LLMServingSim

  View on GitHub
  LLMServingSim: A HW/SW Co-Simulation Infrastructure for LLM Inference Serving at Scale
  ☆178Jul 18, 2025Updated 6 months ago
• minmit / tonic

  View on GitHub
  A Programmable Hardware Architecture for Network Transport Logic
  ☆36Oct 26, 2021Updated 4 years ago
• jiegec / rvv-kernels

  View on GitHub
  Implements kernels with RISC-V Vector
  ☆22Mar 24, 2023Updated 2 years ago
• IronySuzumiya / NiuDianNao

  View on GitHub
  A simple cycle-accurate DaDianNao simulator
  ☆13Mar 27, 2019Updated 6 years ago
• Xilinx / open-nic-shell

  View on GitHub
  AMD OpenNIC Shell includes the HDL source files
  ☆138Jan 2, 2025Updated last year
• Xilinx / open-nic

  View on GitHub
  AMD OpenNIC Project Overview
  ☆303Dec 20, 2022Updated 3 years ago
• CSU-NetLab / A2TP-Eurosys2023

  View on GitHub
  ☆11Mar 13, 2023Updated 2 years ago
• oscomp / oskernel-testsuits-cooperation

  View on GitHub
  ☆15Apr 7, 2025Updated 10 months ago
• zxytim / arithmetic-encoding-compression

  View on GitHub
  ☆11Apr 3, 2023Updated 2 years ago
• fpgasystems / fpga-hyperloglog

  View on GitHub
  FPGA-based HyperLogLog Accelerator
  ☆12Jul 13, 2020Updated 5 years ago
• axbryd / FlowBlaze

  View on GitHub
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆71Nov 16, 2022Updated 3 years ago
• grg / parser-gen

  View on GitHub
  Network packet parser generator
  ☆53Sep 11, 2020Updated 5 years ago
• datenlord / blue-rdma

  View on GitHub
  RoCEv2 hardware implementation in Bluespec SystemVerilog
  ☆36Sep 12, 2024Updated last year
• pulp-platform / bigpulp

  View on GitHub
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Jan 6, 2022Updated 4 years ago
• crossroadsfpga / enso

  View on GitHub
  Ensō is a high-performance streaming interface for NIC-application communication.
  ☆76Sep 4, 2025Updated 5 months ago
• wzc810049078 / ZC-RISCV-CORE

  View on GitHub
  ZC RISCV CORE
  ☆12Dec 19, 2019Updated 6 years ago
• opensmartnic / panic_with_cocotb

  View on GitHub
  ☆14May 15, 2023Updated 2 years ago
• PKUZHOU / PetS-ATC-2022

  View on GitHub
  ☆10Sep 14, 2023Updated 2 years ago