ETH-PLUS / Jingzhao
☆47Updated 5 months ago
Alternatives and similar repositories for Jingzhao:
Users that are interested in Jingzhao are comparing it to the libraries listed below
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆121Updated 2 weeks ago
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- ☆62Updated last month
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- ☆51Updated 8 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆65Updated 3 months ago
- AMD OpenNIC Shell includes the HDL source files☆112Updated 3 months ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- ☆45Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- ☆13Updated 10 months ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆47Updated 7 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- ☆30Updated 9 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- ☆14Updated last year
- ☆23Updated 3 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆26Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆13Updated last year
- ☆13Updated last year
- Clio, ASPLOS'22.☆73Updated 3 years ago
- Ethernet switch implementation written in Verilog☆46Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- VNx: Vitis Network Examples☆145Updated 8 months ago
- Distributed Accelerator OS☆63Updated 2 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago