ETH-PLUS / Jingzhao

Related projects ⓘ

Alternatives and complementary repositories for Jingzhao

• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆40Updated last year
• agsiddharth / CAL-DPDK-GEM5
  Modifications to GEM5 for running kernel bypass networking. (DPDK)
  ☆15Updated last year
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆104Updated 3 weeks ago
• ncsg-group / csRNA
  ☆10Updated 5 months ago
• NetFPGA / NetFPGA-PLUS
  ☆47Updated 4 months ago
• pcie-bench / pcie-model
  ☆55Updated 4 months ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆101Updated last year
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆34Updated 3 years ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆55Updated 8 months ago
• PKUZHOU / NeoMem-MICRO-2024
  The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering
  ☆28Updated 3 months ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 2 years ago
• programmable-scheduling / pifo-hardware
  ☆30Updated 8 years ago
• quyifei23 / gem5-for-CXL
  this is a repository based on gem5 and aims to be modified for CXL
  ☆20Updated last year
• multitenancy-project / menshen
  ☆43Updated 2 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆99Updated 5 months ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆37Updated 5 years ago
• gthparch / HBM
  High Bandwidth Memory (HBM) timing model based on DRAMSim2
  ☆41Updated 7 years ago
• lshpku / gem5-fs-handbook
  gem5 FS模式实验手册
  ☆28Updated last year
• opensmartnic / panic_with_cocotb
  ☆12Updated last year
• utnslab / RingleaderNIC
  ☆13Updated last year
• maswx / vu13p_corundum
  corundum work on vu13p
  ☆17Updated last year
• miaochenlu / Gem5_tutorials
  ☆17Updated last year
• RC4ML / FpgaNIC
  FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs
  ☆120Updated last year
• qiyancos / gem5-with-chinese-comment
  Gem5 with chinese comment and introduction (master) and some other std gem5 version.
  ☆41Updated 2 years ago
• gem5-hpca-2023 / gem5-tutorial-codespace
  ☆20Updated last year
• mohsaied / rtl2booksim
  Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.
  ☆16Updated 9 years ago
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆40Updated last year
• baichen318 / arch-explorer
  ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis
  ☆30Updated 9 months ago
• cry-daniel / Computer-Architecture-Learning
  ☆55Updated last year
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆20Updated 2 years ago