ETH-PLUS / Jingzhao
☆54Updated last week
Alternatives and similar repositories for Jingzhao
Users that are interested in Jingzhao are comparing it to the libraries listed below
Sorting:
- Framework for FPGA-accelerated Middlebox Development☆44Updated 2 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆130Updated last month
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated 2 years ago
- ☆13Updated 11 months ago
- ☆51Updated 10 months ago
- ☆62Updated 3 months ago
- AMD OpenNIC Shell includes the HDL source files☆116Updated 4 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 4 months ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- ☆46Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆25Updated last year
- An Agile Chisel-Based SoC Design Framework☆27Updated 3 years ago
- RoCE v2 hardware and software implementation☆150Updated 7 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆26Updated 3 years ago
- ☆32Updated 9 years ago
- Distributed Accelerator OS☆62Updated 3 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆13Updated last year
- ☆23Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆51Updated 9 months ago
- ☆14Updated 2 years ago
- Clio, ASPLOS'22.☆76Updated 3 years ago
- ☆59Updated 4 years ago
- ESnet SmartNIC hardware design repository.☆50Updated 2 weeks ago
- this is a repository based on gem5 and aims to be modified for CXL☆21Updated last year
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆24Updated 3 years ago
- Ethernet switch implementation written in Verilog☆47Updated last year
- This repo contains the Limago code☆84Updated last week