ETH-PLUS / Jingzhao
☆36Updated 3 months ago
Alternatives and similar repositories for Jingzhao:
Users that are interested in Jingzhao are comparing it to the libraries listed below
- Framework for FPGA-accelerated Middlebox Development☆43Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆114Updated last month
- AMD OpenNIC Shell includes the HDL source files☆106Updated 3 weeks ago
- ☆51Updated 6 months ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆59Updated 6 months ago
- ☆45Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated 3 weeks ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆125Updated last year
- ☆12Updated 8 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- ☆22Updated 3 years ago
- Distributed Accelerator OS☆61Updated 2 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆41Updated 7 years ago
- ☆30Updated 9 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆41Updated 5 months ago
- Clio, ASPLOS'22.☆71Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆21Updated last year
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- ☆20Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆20Updated last month
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated last year
- Pin based tool for simulation of rack-scale disaggregated memory systems☆16Updated this week
- corundum work on vu13p☆18Updated last year
- Ethernet switch implementation written in Verilog☆43Updated last year