☆100Aug 25, 2025Updated last year
Alternatives and similar repositories for Jingzhao
Users that are interested in Jingzhao are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other t…☆360Updated this week
- Framework for FPGA-accelerated Middlebox Development☆50Feb 18, 2023Updated 3 years ago
- ☆17Apr 7, 2026Updated 5 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆107Feb 22, 2023Updated 3 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆178Mar 20, 2025Updated last year
- ☆13May 30, 2024Updated 2 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- An EDM-enabled PHY + a rack-level network simulator☆14Dec 11, 2024Updated last year
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆19Sep 1, 2026Updated last week
- ☆24May 3, 2026Updated 4 months ago
- AMD OpenNIC Project Overview☆344Dec 20, 2022Updated 3 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆449Updated this week
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ESnet general-purpose FPGA design library.☆14Updated this week
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- An Agile Chisel-Based SoC Design Framework☆25Dec 29, 2021Updated 4 years ago
- ☆56Jun 22, 2022Updated 4 years ago
- ☆42Jun 9, 2022Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆64Aug 11, 2024Updated 2 years ago
- Simulation of Multi-Path-RDMA algorithm based on ns-3☆23May 12, 2024Updated 2 years ago
- P4 source code for ConWeave load balancing☆29Oct 27, 2023Updated 2 years ago
- Network packet parser generator☆53Sep 11, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆942Aug 18, 2026Updated 3 weeks ago
- Open source FPGA-based NIC and platform for in-network compute☆2,455Jul 5, 2024Updated 2 years ago
- RoCEv2 hardware implementation in Bluespec SystemVerilog☆37Feb 26, 2026Updated 6 months ago
- AMD OpenNIC Shell includes the HDL source files☆154Jan 2, 2025Updated last year
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.