ETH-PLUS / Jingzhao
☆50Updated 6 months ago
Alternatives and similar repositories for Jingzhao:
Users that are interested in Jingzhao are comparing it to the libraries listed below
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆125Updated last month
- Framework for FPGA-accelerated Middlebox Development☆43Updated 2 years ago
- AMD OpenNIC driver includes the Linux kernel driver☆66Updated 3 months ago
- ☆13Updated 10 months ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆115Updated 3 months ago
- ☆31Updated 9 years ago
- ☆51Updated 9 months ago
- ☆62Updated 2 months ago
- ☆45Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆126Updated last year
- Distributed Accelerator OS☆63Updated 3 years ago
- ☆14Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆24Updated last year
- ☆23Updated 3 years ago
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆26Updated 3 years ago
- ESnet SmartNIC hardware design repository.☆50Updated last week
- This repo contains the Limago code☆82Updated 2 years ago
- DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine bou…☆38Updated 2 years ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- RoCE v2 hardware and software implementation☆150Updated 7 months ago
- VNx: Vitis Network Examples☆146Updated 8 months ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆49Updated 8 months ago
- Ethernet switch implementation written in Verilog☆46Updated last year
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆13Updated last year
- ☆13Updated last year