ESnet SmartNIC hardware design repository.
☆67Sep 4, 2026Updated this week
Alternatives and similar repositories for esnet-smartnic-hw
Users that are interested in esnet-smartnic-hw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESnet general-purpose FPGA design library.☆14Updated this week
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆147Aug 17, 2023Updated 3 years ago
- AMD OpenNIC Project Overview☆344Dec 20, 2022Updated 3 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆178Mar 20, 2025Updated last year
- RARE for P4Lang bmv2 dataplane target☆30Apr 17, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ideas for P4 Projects.☆15Sep 18, 2024Updated last year
- FlowBlaze: Stateful Packet Processing in Hardware☆72Jun 30, 2026Updated 2 months ago
- P4 formalization using Ott and HOL4☆20Aug 5, 2026Updated last month
- An accelerator to which you can offload RE matching☆14Dec 22, 2024Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆84Jan 3, 2025Updated last year
- A curated list of awesome smartnic tutorials, papers and projects.☆300Oct 27, 2025Updated 10 months ago
- AMD OpenNIC Shell includes the HDL source files☆154Jan 2, 2025Updated last year
- Alkali is a MLIR-based compiler infrastructure for SmartNICs. It allows developers to write target-independent programs, with the compile…☆29Sep 28, 2025Updated 11 months ago
- Network Development Kit (NDK) for FPGA cards with example application☆97Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An experimental project to bring MLIR to P4C.☆16Updated this week
- TCAM (Ternary Content-Addressable Memory) in Verilog☆59Oct 9, 2023Updated 2 years ago
- ☆15Apr 18, 2023Updated 3 years ago
- TIP OOPT - Transponder Abstraction Interface☆45Feb 7, 2023Updated 3 years ago
- ☆37Apr 10, 2026Updated 4 months ago
- P4.org's Participation in Google Summer of Code☆31Updated this week
- Reducing P4 Language’s Voluminosity using Higher-Level Constructs☆15Oct 15, 2022Updated 3 years ago
- Morpheus: Domain Specific Run Time Optimization for Software Data Planes -- Presented at ASPLOS22☆36Apr 11, 2024Updated 2 years ago
- ☆10Nov 15, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- Set of tutorials that use PINS☆25Oct 31, 2022Updated 3 years ago
- ☆42Jun 9, 2022Updated 4 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 4 years ago
- rc3☆80Mar 21, 2026Updated 5 months ago
- A P4 program that provides "packet broker" functionality on a Barefoot/Tofino based system.☆23May 4, 2026Updated 4 months ago
- ☆19Jan 23, 2026Updated 7 months ago
- ☆27Apr 28, 2021Updated 5 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repo contains instructions, benchmarks, and files for running user space networking in gem5 simulator.☆12Aug 1, 2024Updated 2 years ago
- A P4 compiler☆137Updated this week
- ☆10Sep 30, 2019Updated 6 years ago
- ☆14Jan 24, 2023Updated 3 years ago
- Table-Driven Interface (TDI) for a P4-programmable backend device.☆41Jan 27, 2025Updated last year
- Framework for FPGA-accelerated Middlebox Development☆50Feb 18, 2023Updated 3 years ago
- ☆37Updated this week