Framework for FPGA-accelerated Middlebox Development
☆50Feb 18, 2023Updated 3 years ago
Alternatives and similar repositories for Rosebud
Users that are interested in Rosebud are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Apr 18, 2023Updated 3 years ago
- ☆20Jun 10, 2026Updated 4 months ago
- ☆14May 15, 2023Updated 3 years ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- ☆60Jul 11, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆56Jun 22, 2022Updated 4 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- ☆101Aug 25, 2025Updated last year
- Ensō is a high-performance streaming interface for NIC-application communication.☆86Apr 11, 2026Updated 6 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Jul 2, 2019Updated 7 years ago
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆14Jun 24, 2022Updated 4 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- ☆13May 30, 2024Updated 2 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Wishbone to ICAPE interface conversion☆14Mar 18, 2020Updated 6 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆180Mar 20, 2025Updated last year
- ☆10Aug 10, 2024Updated 2 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- Clio, ASPLOS'22.☆80Feb 8, 2022Updated 4 years ago
- 100Gbps Intrusion Detection and Prevention System☆706Aug 14, 2024Updated 2 years ago
- Main Repository for the SimBricks Modular Full-System Simulation Framework.☆196Oct 8, 2026Updated 3 weeks ago
- ☆57Dec 10, 2019Updated 6 years ago
- VNx: Vitis Network Examples☆167Aug 25, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Apr 7, 2026Updated 6 months ago
- A Programmable Hardware Architecture for Network Transport Logic☆38Oct 26, 2021Updated 5 years ago
- AMD OpenNIC Shell includes the HDL source files☆160Jan 2, 2025Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago
- ☆18Dec 11, 2023Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,506Jul 5, 2024Updated 2 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆60Apr 8, 2023Updated 3 years ago
- ☆13Jun 4, 2025Updated last year
- ☆35Jan 21, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆16Jun 7, 2022Updated 4 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆34Mar 8, 2025Updated last year
- A versatile Wireshark-compatible packet filter, capable of 100G speeds and higher. Also known as FFShark☆49Jul 10, 2021Updated 5 years ago
- Network packet parser generator☆55Sep 11, 2020Updated 6 years ago
- Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet☆30Feb 4, 2020Updated 6 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 6 years ago