ucsdsysnet / RosebudLinks
Framework for FPGA-accelerated Middlebox Development
☆45Updated 2 years ago
Alternatives and similar repositories for Rosebud
Users that are interested in Rosebud are comparing it to the libraries listed below
Sorting:
- ☆53Updated last year
- AMD OpenNIC Shell includes the HDL source files☆127Updated 8 months ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆146Updated 6 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆69Updated 8 months ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- ESnet SmartNIC hardware design repository.☆58Updated this week
- This repo contains the Limago code☆87Updated 4 months ago
- ☆51Updated 3 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- VNx: Vitis Network Examples☆154Updated last month
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 3 years ago
- ☆34Updated 9 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- ☆67Updated 7 months ago
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- P4-14/16 Bluespec Compiler☆87Updated 7 years ago
- AMD OpenNIC Project Overview☆282Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆132Updated 2 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆290Updated last week
- ☆14Updated 2 years ago
- Network packet parser generator☆52Updated 5 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- ☆72Updated last month
- ☆47Updated 5 years ago
- ☆26Updated 4 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆40Updated 7 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆53Updated last year
- DPDK Drivers for AMD OpenNIC☆27Updated 2 years ago