Alternatives and similar repositories for Rosebud

Users that are interested in Rosebud are comparing it to the libraries listed below

• NetFPGA / NetFPGA-PLUS
  ☆53Updated last year
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆70Updated last year
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆135Updated last year
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆157Updated 9 months ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆104Updated 2 years ago
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆59Updated last month
• fpgasystems / davos
  Distributed Accelerator OS
  ☆63Updated 3 years ago
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆90Updated 8 months ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆155Updated 4 months ago
• pgroupATusc / fasthash
  Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
  ☆26Updated 3 years ago
• pcie-bench / pcie-model
  ☆72Updated 11 months ago
• hpcn-uam / Limago
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆134Updated 4 years ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆36Updated 4 years ago
• multitenancy-project / menshen
  ☆54Updated 3 years ago
• Xilinx / pcie_qdma_ats_example
  ☆26Updated 4 years ago
• Xilinx / AlveoLink
  This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…
  ☆22Updated 2 years ago
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆294Updated 3 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆43Updated 7 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆37Updated 6 years ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆319Updated this week
• mcjtag / tcam
  TCAM (Ternary Content-Addressable Memory) in Verilog
  ☆54Updated 2 years ago
• Xilinx / HLS_packet_processing
  ☆48Updated 6 years ago
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆57Updated 2 years ago
• grg / parser-gen
  Network packet parser generator
  ☆53Updated 5 years ago
• programmable-scheduling / pifo-hardware
  ☆34Updated 10 years ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆89Updated 8 years ago
• Xilinx / open-nic-dpdk
  DPDK Drivers for AMD OpenNIC
  ☆29Updated 2 years ago
• anan-cn / Open-Source-Network-on-Chip-Router-RTL
  ☆80Updated 11 years ago
• merledu / OpenTCAM
  An open-source Ternary Content Addressable Memory (TCAM) compiler.
  ☆33Updated last year
• utnslab / RingleaderNIC
  ☆15Updated 2 years ago