ucsdsysnet / Rosebud
Framework for FPGA-accelerated Middlebox Development
☆43Updated last year
Alternatives and similar repositories for Rosebud:
Users that are interested in Rosebud are comparing it to the libraries listed below
- ☆51Updated 6 months ago
- ESnet SmartNIC hardware design repository.☆44Updated 3 weeks ago
- AMD OpenNIC Shell includes the HDL source files☆106Updated 2 weeks ago
- AMD OpenNIC driver includes the Linux kernel driver☆64Updated 2 weeks ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆110Updated 3 weeks ago
- ☆30Updated 9 years ago
- ☆36Updated 2 months ago
- ☆45Updated 2 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- Ethernet switch implementation written in Verilog☆43Updated last year
- ☆22Updated 3 years ago
- ☆59Updated 6 months ago
- This repo contains the Limago code☆79Updated 2 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆22Updated 5 months ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 5 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆102Updated last year
- TCAM (Ternary Content-Addressable Memory) in Verilog☆43Updated last year
- DPDK Drivers for AMD OpenNIC☆23Updated last year
- ☆45Updated 5 years ago
- VNx: Vitis Network Examples☆141Updated 5 months ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- corundum work on vu13p☆18Updated last year
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆17Updated 5 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆123Updated last year
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated last year
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆20Updated 2 years ago
- Distributed Accelerator OS☆60Updated 2 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- Orignal code/dev history for Menshen paper (NSDI 2022), see https://github.com/multitenancy-project/menshen for official version.☆25Updated 2 years ago
- ☆70Updated 10 years ago