Framework for FPGA-accelerated Middlebox Development
☆49Feb 18, 2023Updated 3 years ago
Alternatives and similar repositories for Rosebud
Users that are interested in Rosebud are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆97Aug 25, 2025Updated 10 months ago
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆14Apr 1, 2020Updated 6 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆15Dec 9, 2024Updated last year
- ☆59Jul 11, 2024Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆171Mar 20, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- ☆20Jun 10, 2026Updated 3 weeks ago
- ☆13May 30, 2024Updated 2 years ago
- ☆15Apr 18, 2023Updated 3 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- ☆15Jun 7, 2022Updated 4 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆24Dec 14, 2018Updated 7 years ago
- ☆56Jun 22, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Programmable Hardware Architecture for Network Transport Logic☆37Oct 26, 2021Updated 4 years ago
- DPDK Drivers for AMD OpenNIC☆32Jul 20, 2023Updated 2 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆416Jun 13, 2026Updated 3 weeks ago
- AMD OpenNIC Shell includes the HDL source files☆143Jan 2, 2025Updated last year
- open-source Ethenet media access controller for Ariane on Genesys-2☆21May 19, 2026Updated last month
- Programmable FPGA-based Network Tester for Multi-10-Gigabit Ethernet☆30Feb 4, 2020Updated 6 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆30Sep 16, 2020Updated 5 years ago
- Clio, ASPLOS'22.☆80Feb 8, 2022Updated 4 years ago
- 100Gbps Intrusion Detection and Prevention System☆698Aug 14, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Sources and examples for ASPLOS20 paper☆14Jul 21, 2020Updated 5 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- ☆12Aug 29, 2020Updated 5 years ago
- ☆18Nov 1, 2021Updated 4 years ago
- Open source FPGA-based NIC and platform for in-network compute☆2,382Jul 5, 2024Updated last year
- Main Repository for the SimBricks Modular Full-System Simulation Framework.☆177Updated this week
- Finding bugs in P4 compilers using translation validation.☆39Nov 4, 2025Updated 8 months ago
- ☆26Nov 16, 2023Updated 2 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆15Apr 12, 2022Updated 4 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆23Feb 16, 2024Updated 2 years ago
- An open-source Ternary Content Addressable Memory (TCAM) compiler.☆35Jul 19, 2024Updated last year
- Telco pIPeline benchmarking SYstem☆18Feb 25, 2026Updated 4 months ago
- ☆21Jun 12, 2024Updated 2 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆72Updated this week
- Caribou: Distributed Smart Storage built with FPGAs☆71Jul 25, 2018Updated 7 years ago