Framework for FPGA-accelerated Middlebox Development
☆49Feb 18, 2023Updated 3 years ago
Alternatives and similar repositories for Rosebud
Users that are interested in Rosebud are comparing it to the libraries listed below
Sorting:
- ☆57Jul 11, 2024Updated last year
- Framework based on Partial Reconfiguration for chip characterization utilizing ring-oscillator PUFs☆13Apr 1, 2020Updated 5 years ago
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆12Jun 24, 2022Updated 3 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Dec 9, 2024Updated last year
- ☆86Aug 25, 2025Updated 6 months ago
- ☆15Apr 18, 2023Updated 2 years ago
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Dec 14, 2018Updated 7 years ago
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated 2 weeks ago
- ☆20Feb 19, 2026Updated 2 weeks ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆163Mar 20, 2025Updated 11 months ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆16Nov 18, 2025Updated 3 months ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆326Updated this week
- ☆15Jun 7, 2022Updated 3 years ago
- ☆12Aug 29, 2020Updated 5 years ago
- DPDK Drivers for AMD OpenNIC☆30Jul 20, 2023Updated 2 years ago
- ☆49Dec 10, 2019Updated 6 years ago
- Virtio front-end and back-end bridge, implemented with FPGA.☆28Sep 16, 2020Updated 5 years ago
- ☆55Jun 22, 2022Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- Sources and examples for ASPLOS20 paper☆14Jul 21, 2020Updated 5 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- ☆13May 30, 2024Updated last year
- Clio, ASPLOS'22.☆79Feb 8, 2022Updated 4 years ago
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- ☆16Dec 16, 2021Updated 4 years ago
- ☆15Apr 12, 2022Updated 3 years ago
- ☆36Jan 21, 2021Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- open-source Ethenet media access controller for Ariane on Genesys-2☆19Jun 24, 2019Updated 6 years ago
- HW/SW co-designed end-host RPC stack☆20Oct 28, 2021Updated 4 years ago
- Real-Time Hardware Sorter, Using A Multi-Dimensional Sorting Algorithm☆19Jan 4, 2026Updated 2 months ago
- This is the p4 code for LossRadar (CoNext' 16) data plane☆13Sep 27, 2016Updated 9 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆36Oct 26, 2021Updated 4 years ago
- Telco pIPeline benchmarking SYstem☆19Feb 25, 2026Updated last week
- ☆20Jun 12, 2024Updated last year
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆18Dec 23, 2020Updated 5 years ago