Alternatives and similar repositories for Rosebud

Users that are interested in Rosebud are comparing it to the libraries listed below

• NetFPGA / NetFPGA-PLUS
  ☆53Updated last year
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆123Updated 7 months ago
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆142Updated 5 months ago
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆56Updated 2 weeks ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆67Updated 7 months ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆35Updated 3 years ago
• multitenancy-project / menshen
  ☆51Updated 3 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆38Updated 6 years ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆103Updated 2 years ago
• programmable-scheduling / pifo-hardware
  ☆33Updated 9 years ago
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆86Updated 3 months ago
• pcie-bench / pcie-model
  ☆66Updated 6 months ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆153Updated last year
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆87Updated 7 years ago
• fpgasystems / davos
  Distributed Accelerator OS
  ☆63Updated 3 years ago
• Xilinx / AlveoLink
  This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…
  ☆21Updated 2 years ago
• grg / parser-gen
  Network packet parser generator
  ☆52Updated 4 years ago
• Xilinx / pcie_qdma_ats_example
  ☆25Updated 4 years ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆279Updated 2 weeks ago
• utnslab / RingleaderNIC
  ☆14Updated 2 years ago
• pgroupATusc / fasthash
  Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
  ☆26Updated 3 years ago
• hpcn-uam / Limago
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆129Updated 3 years ago
• RC4ML / FpgaNIC
  FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
  ☆131Updated 2 years ago
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆276Updated 2 years ago
• Xilinx / HLS_packet_processing
  ☆47Updated 5 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆27Updated 3 years ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆38Updated 7 years ago
• mcjtag / tcam
  TCAM (Ternary Content-Addressable Memory) in Verilog
  ☆53Updated last year
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆70Updated 2 years ago
• ETH-PLUS / Jingzhao
  ☆69Updated last month