Alveo Versal Example Design
☆57Jan 28, 2026Updated last month
Alternatives and similar repositories for AVED
Users that are interested in AVED are comparing it to the libraries listed below
Sorting:
- ☆13Jan 28, 2026Updated last month
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- ☆15May 23, 2023Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Mar 14, 2024Updated last year
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- ☆14Jan 24, 2023Updated 3 years ago
- Xilinx QDMA IP Drivers☆765Dec 4, 2025Updated 2 months ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆60Jan 10, 2024Updated 2 years ago
- ☆57Jul 11, 2024Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ☆26Oct 6, 2023Updated 2 years ago
- AMD OpenNIC Project Overview☆305Dec 20, 2022Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25May 18, 2025Updated 9 months ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Nov 29, 2024Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Dec 19, 2025Updated 2 months ago
- ☆24Dec 1, 2020Updated 5 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆28Sep 2, 2025Updated 5 months ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- ☆19Aug 9, 2022Updated 3 years ago
- ☆27Apr 28, 2021Updated 4 years ago
- ☆28Feb 26, 2023Updated 3 years ago
- ☆26Nov 3, 2020Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆72Jan 3, 2025Updated last year
- Optical Flow estimation from Event cameras and Spiking Neural Networks☆33May 3, 2024Updated last year
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆327Updated this week
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- ☆41Oct 10, 2025Updated 4 months ago
- ☆38Dec 28, 2023Updated 2 years ago
- ☆17Aug 11, 2025Updated 6 months ago
- Luthier, a GPU binary instrumentation tool for AMD GPUs☆27Feb 21, 2026Updated last week
- ☆21Nov 12, 2025Updated 3 months ago
- This repository contains the Parasol processor, which enables next-generation privacy preserving applications. Users can run arbitrary co…☆11Updated this week
- ☆10Sep 7, 2023Updated 2 years ago