Alveo Versal Example Design
☆63Jan 28, 2026Updated 2 months ago
Alternatives and similar repositories for AVED
Users that are interested in AVED are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- ☆13Jan 28, 2026Updated 2 months ago
- RTL implementation of the low latency ethernet modules for the NASDAQ HFT FPGA project.☆61Jan 10, 2024Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆137Jan 2, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Mar 14, 2024Updated 2 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆29Sep 2, 2025Updated 7 months ago
- This repository contains the Parasol processor, which enables next-generation privacy preserving applications. Users can run arbitrary co…☆12Mar 20, 2026Updated 3 weeks ago
- ☆15May 23, 2023Updated 2 years ago
- Xilinx QDMA IP Drivers☆782Feb 26, 2026Updated last month
- AMD OpenNIC Project Overview☆313Dec 20, 2022Updated 3 years ago
- ☆17Aug 11, 2025Updated 7 months ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 10 months ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HLS-based Graph Processing Framework on FPGAs☆150Oct 11, 2022Updated 3 years ago
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆13Jul 16, 2024Updated last year
- ☆26Nov 3, 2020Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated 10 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆74Jan 3, 2025Updated last year
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆87Dec 24, 2023Updated 2 years ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- ☆58Jul 11, 2024Updated last year
- 用C++实现的简易ECC加密器☆10Jul 10, 2022Updated 3 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 9 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated last month
- ☆14Jan 24, 2023Updated 3 years ago
- Sources and instructions for building an Intel(r) Edison-based monitoring system witih motion detection and cloud/social connection☆20Aug 20, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- NNStreamer extension plugins for ROS support☆14Dec 2, 2020Updated 5 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Dec 19, 2025Updated 3 months ago
- ☆27Apr 28, 2021Updated 4 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- Example to create merkle path proof using libsnark☆44Jul 27, 2020Updated 5 years ago