Xilinx / AVED
Alveo Versal Example Design
☆35Updated last month
Alternatives and similar repositories for AVED:
Users that are interested in AVED are comparing it to the libraries listed below
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆71Updated 10 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆101Updated last year
- corundum work on vu13p☆18Updated last year
- ☆53Updated 4 years ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- Distributed Accelerator OS☆62Updated 2 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆106Updated last year
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆20Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆89Updated 5 months ago
- ☆25Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆65Updated 2 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Pure digital components of a UCIe controller☆57Updated last week
- understanding of cocotb (In Chinese Only)☆15Updated last year
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- ☆23Updated 4 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆11Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆44Updated last week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- ☆22Updated 3 years ago
- Ethernet switch implementation written in Verilog☆44Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆121Updated 2 years ago
- BlackParrot on Zynq☆33Updated 2 weeks ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago