Alveo Versal Example Design
☆60Jan 28, 2026Updated last month
Alternatives and similar repositories for AVED
Users that are interested in AVED are comparing it to the libraries listed below
Sorting:
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 3 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- ☆13Jan 28, 2026Updated last month
- AMD OpenNIC Shell includes the HDL source files☆135Jan 2, 2025Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Mar 14, 2024Updated 2 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆29Sep 2, 2025Updated 6 months ago
- AMD OpenNIC Project Overview☆308Dec 20, 2022Updated 3 years ago
- Xilinx QDMA IP Drivers☆775Feb 26, 2026Updated 3 weeks ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 2 years ago
- ☆26Nov 3, 2020Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated 10 months ago
- AMD OpenNIC driver includes the Linux kernel driver☆73Jan 3, 2025Updated last year
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆81Dec 24, 2023Updated 2 years ago
- SDAccel Development Environment Tutorials☆109Apr 8, 2020Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆77Dec 30, 2019Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- ☆57Jul 11, 2024Updated last year
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆17May 4, 2024Updated last year
- 用C++实现的简易ECC加密器☆10Jul 10, 2022Updated 3 years ago
- A repository of information and source files for toolflow-supported hardware☆33Jul 15, 2022Updated 3 years ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- ☆14Jan 24, 2023Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Dec 19, 2025Updated 3 months ago
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- ☆27Apr 28, 2021Updated 4 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- blaze is a Rust library for ZK acceleration on Xilinx FPGAs.☆145Oct 22, 2024Updated last year
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆18May 23, 2024Updated last year
- study uvm step by step☆11Mar 28, 2019Updated 6 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- Gaia DR3 has 6.6M quasar candidates! We construct a new quasar catalog for cosmology with them.☆10Feb 11, 2026Updated last month
- ZPrize 2022 - All qualified entries☆55Sep 21, 2023Updated 2 years ago
- This is a collection of works on neural networks and neural accelerators.☆41Mar 3, 2019Updated 7 years ago