Xilinx / AVEDLinks
Alveo Versal Example Design
☆46Updated 2 weeks ago
Alternatives and similar repositories for AVED
Users that are interested in AVED are comparing it to the libraries listed below
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆123Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆64Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated last year
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆114Updated 2 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated 2 weeks ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆78Updated 10 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆24Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 2 years ago
- ☆58Updated 2 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- DaCH: dataflow cache for high-level synthesis.☆18Updated 2 years ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- Public release☆57Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 3 weeks ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- CGRA Compilation Framework☆86Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- ☆87Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆68Updated 8 months ago
- Distributed Accelerator OS☆63Updated 3 years ago