Xilinx / AVEDLinks
Alveo Versal Example Design
☆56Updated last week
Alternatives and similar repositories for AVED
Users that are interested in AVED are comparing it to the libraries listed below
Sorting:
- ☆74Updated 5 years ago
- ☆82Updated 11 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- BlackParrot on Zynq☆48Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 7 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆62Updated last month
- An integrated CGRA design framework☆91Updated 10 months ago
- Verilog Content Addressable Memory Module☆115Updated 3 years ago
- An open-source UCIe implementation☆82Updated last week
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- DaCH: dataflow cache for high-level synthesis.☆20Updated 2 years ago
- gem5 repository to study chiplet-based systems☆86Updated 6 years ago
- Public release☆58Updated 6 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- ☆24Updated 5 years ago
- ☆87Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆98Updated 2 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Distributed Accelerator OS☆63Updated 3 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Updated 8 years ago