Alveo Versal Example Design
☆67May 28, 2026Updated last week
Alternatives and similar repositories for AVED
Users that are interested in AVED are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is a personal archive. Please refer to github.com/UCLA-VAST/RapidStream☆15May 31, 2022Updated 4 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆17Apr 26, 2026Updated last month
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- ☆13May 14, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AMD OpenNIC Shell includes the HDL source files☆142Jan 2, 2025Updated last year
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆16Mar 14, 2024Updated 2 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆29Sep 2, 2025Updated 9 months ago
- This repository contains the Parasol processor, which enables next-generation privacy preserving applications. Users can run arbitrary co…☆12Mar 20, 2026Updated 2 months ago
- Xilinx QDMA IP Drivers☆808Jun 1, 2026Updated last week
- AMD OpenNIC Project Overview☆328Dec 20, 2022Updated 3 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14Updated this week
- A graph linear algebra overlay☆52Apr 26, 2023Updated 3 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An alternative Vivado custom design example (to fully Vitis) for the User Logic Partition targeting VCK5000☆14Jul 16, 2024Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- ArcFaceDemo接入双数据库☆10May 22, 2020Updated 6 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆26May 18, 2025Updated last year
- AMD OpenNIC driver includes the Linux kernel driver☆76Jan 3, 2025Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆78Dec 30, 2019Updated 6 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Feb 22, 2024Updated 2 years ago
- RTL design for a nasdaq compatible high frequency trading low level. Supports itch on moldudp64.☆96Dec 24, 2023Updated 2 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆20May 4, 2024Updated 2 years ago
- XDMA Drivers for Windows☆48Sep 9, 2023Updated 2 years ago
- 用C++实现的简易ECC加密器☆10Jul 10, 2022Updated 3 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 11 months ago
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 3 months ago
- Sources and instructions for building an Intel(r) Edison-based monitoring system witih motion detection and cloud/social connection☆20Aug 20, 2017Updated 8 years ago
- Get Moving with Pynq on Alveo U50☆13Jul 13, 2020Updated 5 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆75Dec 19, 2025Updated 5 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆27Apr 28, 2021Updated 5 years ago
- There are the documents, floating and fixed-point algorithms, and Verilog codes for the project.☆11Jun 27, 2016Updated 9 years ago
- Example to create merkle path proof using libsnark☆44Jul 27, 2020Updated 5 years ago
- blaze is a Rust library for ZK acceleration on Xilinx FPGAs.☆145Oct 22, 2024Updated last year
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆19May 23, 2024Updated 2 years ago
- ☆20May 12, 2026Updated 3 weeks ago
- study uvm step by step☆11Mar 28, 2019Updated 7 years ago