Xilinx/qep-drivers external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/qep-drivers

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/qep-drivers)

Close

Xilinx / qep-driversView on GitHubMore

• External links
• Readme badge

☆11Jan 8, 2021Updated 5 years ago

Alternatives and similar repositories for qep-drivers

Users that are interested in qep-drivers are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• rdou / UVM-Verification-Testbench-For-SimpleBus

  View on GitHub
  ☆11May 31, 2016Updated 9 years ago
• szellmann / burst

  View on GitHub
  A C++ template library for FPGAs on top of Xilinx Vivado HLS
  ☆14Feb 2, 2017Updated 9 years ago
• yyasuda / P4Runtime-nanoswitch

  View on GitHub
  A tutorial of Multicast, Packet-In/Out on P4Runtime
  ☆16Nov 30, 2021Updated 4 years ago
• Xilinx / XRM

  View on GitHub
  XRM (Xilinx FPGA Resource Manager) Document:
  ☆25Nov 13, 2023Updated 2 years ago
• atrosinenko / memtest86-plus-riscv

  View on GitHub
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆16Jan 26, 2020Updated 6 years ago
• FPGALibre / fpgacores

  View on GitHub
  IP cores for the FPGA Libre project
  ☆12Aug 7, 2017Updated 8 years ago
• sunzhengyuan / auto_simulate

  View on GitHub
  Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation
  ☆12Aug 8, 2019Updated 6 years ago
• MeIsReallyBa / MT7915_7621-MT_WIFI-Openwrt

  View on GitHub
  ☆10Oct 8, 2021Updated 4 years ago
• archjeb / pfctest

  View on GitHub
  Tool to test priority-based flow control
  ☆18Nov 19, 2020Updated 5 years ago
• lawrie / tiny_ram_soc

  View on GitHub
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Nov 27, 2018Updated 7 years ago
• RainEggplant / vscode-verilog-integration

  View on GitHub
  使用 VSCode 舒适地开发 Verilog
  ☆37Aug 11, 2020Updated 5 years ago
• freecores / wb_builder

  View on GitHub
  WISHBONE Builder
  ☆15Sep 10, 2016Updated 9 years ago
• CospanDesign / python-pci

  View on GitHub
  Python interface to PCIE
  ☆40Apr 30, 2018Updated 7 years ago
• rggen / rggen-sample-testbench

  View on GitHub
  ☆16Feb 5, 2026Updated last month
• imokanj / clk_rst_agent

  View on GitHub
  UVM Clock and Reset Agent
  ☆14Jun 29, 2017Updated 8 years ago
• zhaoxinyu0113 / MT7621A_Router_HW_DIY

  View on GitHub
  ☆10Mar 7, 2021Updated 5 years ago
• salesiopark / ESPyHarp

  View on GitHub
  Advanced IDE for developing MicroPython app with ESP8266 board
  ☆12Mar 15, 2017Updated 9 years ago
• Xilinx / Xilinx_Base_Runtime

  View on GitHub
  ☆36Aug 11, 2023Updated 2 years ago
• Xilinx / dma_ip_drivers

  View on GitHub
  Xilinx QDMA IP Drivers
  ☆775Feb 26, 2026Updated 3 weeks ago
• amiq-consulting / amiq_eth

  View on GitHub
  Library defining all Ethernet packets in SystemVerilog and in SystemC
  ☆39Aug 26, 2016Updated 9 years ago
• Bucknalla / ip_cores

  View on GitHub
  Verilog IP Cores & Tests
  ☆13May 3, 2018Updated 7 years ago
• Xilinx / qemu-ug-examples

  View on GitHub
  ☆13Dec 7, 2023Updated 2 years ago
• INTI-CMNB / Lattuino_IP_Core

  View on GitHub
  An Arduino UNO compatible implementation for the iCE40 FPGAs
  ☆20Oct 7, 2020Updated 5 years ago
• ghotiv / rtlwifi_new

  View on GitHub
  A repo for the newest Realtek rtlwifi codes.
  ☆20Jan 4, 2023Updated 3 years ago
• w-okada / zoom-meeting-plus

  View on GitHub
  ☆11Dec 19, 2022Updated 3 years ago
• Xilinx / U25N-SmartNIC-Solution

  View on GitHub
  ☆10Nov 15, 2023Updated 2 years ago
• Digilent / Arty-Pmod-VGA

  View on GitHub
  ☆12Dec 8, 2017Updated 8 years ago
• Xilinx / HPCG_FPGA

  View on GitHub
  ☆10May 20, 2022Updated 3 years ago
• seanzw / MicroPythonFPGA

  View on GitHub
  MicroPython on FPGA
  ☆13Jul 11, 2016Updated 9 years ago
• cornell-brg / pymtl-tutorial-isca2019

  View on GitHub
  Code for PyMTL Tutorial @ ISCA 2019
  ☆11Jun 22, 2019Updated 6 years ago
• wrtnode-sdk / openwrt

  View on GitHub
  WRTnode sdk
  ☆20Apr 5, 2018Updated 7 years ago
• hpsaturn / co2_m5coreink

  View on GitHub
  M5Coreink Multi Sensor Air Station
  ☆12Apr 19, 2024Updated last year
• fpgasystems / erbium

  View on GitHub
  Business Rule Engine Hardware Accelerator
  ☆14Jun 18, 2020Updated 5 years ago
• Xilinx / PYNQ-Networking

  View on GitHub
  Networking Overlay on PYNQ
  ☆50Mar 5, 2019Updated 7 years ago
• Xilinx / wireless-apps

  View on GitHub
  Software, BSPs etc. for 5G wireless IP and PetaLinux
  ☆19Dec 14, 2022Updated 3 years ago
• Fabien-Chouteau / Ada-PicoRV32-example

  View on GitHub
  Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA
  ☆16Sep 11, 2018Updated 7 years ago
• Xilinx / xup_compute_acceleration

  View on GitHub
  Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware
  ☆48Jul 24, 2024Updated last year
• yanbe / esp-idf-ota-template

  View on GitHub
  Template application with OTA capability for https://github.com/espressif/esp-idf
  ☆12Sep 7, 2017Updated 8 years ago
• Xilinx / Vitis-AWS-F1-Developer-Labs

  View on GitHub
  ☆47Sep 4, 2020Updated 5 years ago