Xilinx / qep-drivers

Related projects ⓘ

Alternatives and complementary repositories for qep-drivers

• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆78Updated 2 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆99Updated 5 months ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆55Updated 8 months ago
• Xilinx / HLS_packet_processing
  ☆45Updated 4 years ago
• Xilinx / pcie_qdma_ats_example
  ☆22Updated 3 years ago
• NetFPGA / NetFPGA-PLUS
  ☆47Updated 4 months ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆40Updated last year
• alexforencich / corundum
  Open source FPGA-based NIC and platform for in-network compute
  ☆58Updated 2 weeks ago
• fpgasystems / davos
  Distributed Accelerator OS
  ☆60Updated 2 years ago
• luinaudt / deparser
  ☆16Updated 2 years ago
• mcjtag / tcam
  TCAM (Ternary Content-Addressable Memory) in Verilog
  ☆42Updated last year
• lucasbrasilino / net2axis
  Verilog network module. Models network traffic from pcap to AXI-Stream
  ☆23Updated 3 years ago
• hpcn-uam / efficient_checksum-offload-engine
  Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…
  ☆16Updated 5 years ago
• FPGA-Networking / Low-Cost-and-Programmable-CRC
  Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"
  ☆41Updated 3 years ago
• tymonx / virtio
  Virtio implementation in SystemVerilog
  ☆46Updated 6 years ago
• shuckc / verilog-utils
  native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches
  ☆41Updated 9 years ago
• Xilinx / open-nic-dpdk
  DPDK Drivers for AMD OpenNIC
  ☆18Updated last year
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆40Updated last year
• amiq-consulting / amiq_eth
  Library defining all Ethernet packets in SystemVerilog and in SystemC
  ☆34Updated 8 years ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆137Updated 3 months ago
• alexforencich / verilog-cam
  Verilog Content Addressable Memory Module
  ☆102Updated 2 years ago
• lewiz-support / LMAC_CORE3
  Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps
  ☆38Updated last year
• grg / parser-gen
  Network packet parser generator
  ☆50Updated 4 years ago
• sach / System-Verilog-Packet-Library
  System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers
  ☆70Updated 5 years ago
• johan92 / fpga-hash-table
  Simple hash table on Verilog (SystemVerilog)
  ☆47Updated 8 years ago
• mcjtag / eth_switch
  Verilog Ethernet Switch (layer 2)
  ☆35Updated last year
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆104Updated last month
• gengyl08 / NetFPGA-10G
  Yilong's NetFPGA-10G Repo
  ☆11Updated 9 years ago
• wyvernSemi / pcievhost
  PCIe (1.0a to 2.0) Virtual host model for verilog
  ☆84Updated last month
• fpgasystems / groundhog
  Groundhog - Serial ATA Host Bus Adapter
  ☆21Updated 6 years ago