Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
☆47Dec 24, 2018Updated 7 years ago
Alternatives and similar repositories for Physical-Design-for-Nanometer-ICs
Users that are interested in Physical-Design-for-Nanometer-ICs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆46Aug 25, 2020Updated 5 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- C++ implementation for Fiduccia-Mattheyses Heuristic☆11Jan 9, 2023Updated 3 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆116Mar 9, 2024Updated 2 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- ☆107Jun 20, 2025Updated last year
- Analog and mixed-signal automatic placer☆14Feb 14, 2023Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆37Jun 3, 2025Updated last year
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆15Jul 31, 2024Updated last year
- ☆15Jun 18, 2023Updated 3 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆97Apr 30, 2025Updated last year
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆15Oct 6, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- C++ Implementation of reduced order binary decision diagram data structure☆13Nov 11, 2015Updated 10 years ago
- Minimal hitting set solver in Python☆11Dec 15, 2018Updated 7 years ago
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- Innovus backend scripts☆15Jun 20, 2022Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆90Jul 2, 2026Updated 3 weeks ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆33Jun 1, 2024Updated 2 years ago
- ☆18May 25, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UCSD Detailed Router☆98Jan 5, 2021Updated 5 years ago
- ☆33Jun 23, 2023Updated 3 years ago
- M.H.S algorithms encoded☆12Jun 14, 2016Updated 10 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆169Jul 8, 2026Updated 3 weeks ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆317Nov 23, 2025Updated 8 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆96Aug 22, 2024Updated last year
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- Library of corner stitching structure☆19Jun 3, 2015Updated 11 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆24Aug 28, 2024Updated last year
- ☆34Dec 16, 2021Updated 4 years ago
- RTL Design and Verification☆21Jan 4, 2021Updated 5 years ago
- Low Power VLSI Design Concepts & Interview Questions for Top Semiconductor MNCs☆11Jan 12, 2023Updated 3 years ago
- ☆291Jun 9, 2026Updated last month
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated last year
- C++ implementation for Sequence Pair fixed-outline chip floorplanner☆12Dec 27, 2022Updated 3 years ago