Daikon-Sun / Physical-Design-for-Nanometer-ICsLinks
Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
☆43Updated 6 years ago
Alternatives and similar repositories for Physical-Design-for-Nanometer-ICs
Users that are interested in Physical-Design-for-Nanometer-ICs are comparing it to the libraries listed below
Sorting:
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- Rsyn – An Extensible Physical Synthesis Framework☆129Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆61Updated last week
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆138Updated 3 months ago
- ☆39Updated 2 years ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 4 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆177Updated 4 months ago
- Open Source Detailed Placement engine☆39Updated 5 years ago
- DATC RDF☆50Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- reference block design for the ASAP7nm library in Cadence Innovus☆51Updated last year
- GPU-based logic synthesis tool☆90Updated last month
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- The first version of TritonPart☆28Updated last year
- ☆77Updated 3 months ago
- ☆33Updated 4 years ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 4 months ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- NTHU CS6135 VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing Floorplan Design…☆40Updated last week
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆29Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- ☆86Updated 2 months ago
- UCSD Detailed Router☆90Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆56Updated 8 months ago
- EDA physical synthesis optimization kit☆61Updated last year
- IDEA project source files☆108Updated last month