Daikon-Sun / Physical-Design-for-Nanometer-ICs

Related projects: ⓘ

• luckyrantanplan / nthu-route
  VLSI EDA Global Router
  ☆64Updated 6 years ago
• EricLu1218 / Physical_Design_Automation
  2019 NTHU CS6135 (CS613500) VLSI Physical Design Automation Course Projects (include Two-way Min-cut Partitioning, Fixed-outline Slicing …
  ☆29Updated 9 months ago
• ieee-ceda-datc / RDF-2019
  DATC RDF
  ☆48Updated 4 years ago
• twweeb / VLSI-Physical-Design-Automation
  Courseworks of CS6165 VLSI Physical Design Automation, NTHU.
  ☆39Updated 3 years ago
• The-OpenROAD-Project-Attic / FastRoute
  LEF/DEF-based port of Iowa State's open-source FastRoute 4.1
  ☆50Updated 4 years ago
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆118Updated last year
• scale-lab / OpenPhySyn
  EDA physical synthesis optimization kit
  ☆49Updated 10 months ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆92Updated 2 months ago
• sanggido / OpenDP
  Open Source Detailed Placement engine
  ☆32Updated 4 years ago
• jinwookjungs / lefdef_util
  A LEF/DEF Utility.
  ☆26Updated 5 years ago
• Daikon-Sun / Routing-Visualization
  Routing Visualization for Physical Design
  ☆18Updated 5 years ago
• The-OpenROAD-Project / TritonRoute
  UCSD Detailed Router
  ☆79Updated 3 years ago
• The-OpenROAD-Project / DAC-2020-Tutorial
  Material for OpenROAD Tutorial at DAC 2020
  ☆45Updated last year
• AUCOHL / OGRE
  Global Router Built for ICCAD Contest 2019
  ☆29Updated 4 years ago
• jinwookjungs / datc_robust_design_flow
  DATC Robust Design Flow.
  ☆37Updated 4 years ago
• cuhk-eda / ripple
  Pin-Accessible Legalization for Mixed-Cell-Height Circuits
  ☆25Updated 2 years ago
• chengengjie / salt
  Steiner Shallow-Light Tree for VLSI Routing
  ☆44Updated 2 months ago
• asyncvlsi / SPRoute
  A parallel global router using the Galois framework
  ☆25Updated last year
• zslwyuan / AMF-Placer
  AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…
  ☆96Updated 6 months ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated 11 months ago
• ABKGroup / TritonRoute-WXL
  ☆24Updated 3 years ago
• UMN-EDA / BeGAN-benchmarks
  ☆24Updated last year
• ispras / hdl-benchmarks
  Collection of digital hardware modules & projects (benchmarks)
  ☆27Updated 3 weeks ago
• ABKGroup / PROBE_SMT_AutoCell
  ☆17Updated last year
• YuanTingHsieh / ITDP
  Incremental Timing-Driven Placement, problem C of ICCAD contest 2015
  ☆13Updated 6 years ago
• ieee-ceda-datc / datc-rdf-Metrics4ML
  ☆26Updated 2 years ago
• lnis-uofu / LSOracle
  IDEA project source files
  ☆93Updated 2 weeks ago
• ieee-ceda-datc / RDF-2020
  ☆13Updated 2 years ago
• UTDA-group / BoxRouter
  BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…
  ☆18Updated 5 years ago
• IntelLabs / FloorSet
  ☆46Updated last month