Assignments of Physical Design for Nanometer ICs (Spring 2017, Prof. Yao-Wen Chang)
☆46Dec 24, 2018Updated 7 years ago
Alternatives and similar repositories for Physical-Design-for-Nanometer-ICs
Users that are interested in Physical-Design-for-Nanometer-ICs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Routing Visualization for Physical Design☆20Dec 24, 2018Updated 7 years ago
- ☆18May 23, 2021Updated 4 years ago
- ☆16Jan 8, 2022Updated 4 years ago
- Collection of Papers and Trials on Deep Learning to aid EE design☆46Aug 25, 2020Updated 5 years ago
- C++ implementation for Fiduccia-Mattheyses Heuristic☆11Jan 9, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆114Mar 9, 2024Updated 2 years ago
- DATC RDF☆49Jul 31, 2020Updated 5 years ago
- Analog and mixed-signal automatic placer☆14Feb 14, 2023Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆36Jun 3, 2025Updated 11 months ago
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆94Apr 30, 2025Updated last year
- ☆17Apr 27, 2026Updated last week
- Tapeouts done using OpenFASOC☆19Nov 3, 2025Updated 6 months ago
- C++ Implementation of reduced order binary decision diagram data structure☆13Nov 11, 2015Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 2 years ago
- Synthesis using Synopsys DC and Physical Design flow using Synopsys ICC II, of my RISC-V 5 stage pipelined using 32 nm tech repo☆14Jul 31, 2024Updated last year
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆87Jan 15, 2026Updated 3 months ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- Corblivar is a simulated-annealing-based floorplanning suite for 3D ICs☆34Jun 1, 2024Updated last year
- Python implementation of Bayesian optimization over permutation spaces.☆20Feb 27, 2022Updated 4 years ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.☆35Aug 4, 2023Updated 2 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆160Jan 16, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog microarchitecture challenge for AI No.2. Adding the flow control.☆25Sep 4, 2025Updated 8 months ago
- ☆31Jun 23, 2023Updated 2 years ago
- Innovus backend scripts☆13Jun 20, 2022Updated 3 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆306Nov 23, 2025Updated 5 months ago
- ☆17Feb 24, 2025Updated last year
- Library of corner stitching structure☆19Jun 3, 2015Updated 10 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆94Aug 22, 2024Updated last year
- ☆16May 23, 2024Updated last year
- ☆104Jun 20, 2025Updated 10 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆33Dec 16, 2021Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆145Feb 27, 2023Updated 3 years ago
- Implementation of the paper Unsupervised Domain Adaptation by Backpropagation☆11Dec 1, 2018Updated 7 years ago
- ☆284Jan 15, 2021Updated 5 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- This project is made to generate Polar decoders (unrolled decoders).☆15May 31, 2025Updated 11 months ago