Xilinx / PYNQ-ZULinks
PYNQ-ZU, AUP UltraScale+ MPSoC academic board
☆24Updated 2 weeks ago
Alternatives and similar repositories for PYNQ-ZU
Users that are interested in PYNQ-ZU are comparing it to the libraries listed below
Sorting:
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- PYNQ Composabe Overlays☆72Updated 11 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- AMD Xilinx University Program Vivado tutorial☆40Updated 2 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆30Updated 5 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 2 months ago
- Open-Source HLS Examples for Microchip FPGAs☆44Updated last week
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆55Updated 5 months ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- ☆27Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆36Updated 3 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆42Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆79Updated 2 weeks ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Open FPGA Modules☆23Updated 7 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- Demonstration of Automatic Gain Control with PYNQ☆14Updated 2 years ago
- ☆19Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- TCL scripts for FPGA (Xilinx)☆32Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆48Updated 3 weeks ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆59Updated 6 months ago