Xilinx / PYNQ-ZULinks
PYNQ-ZU, AUP UltraScale+ MPSoC academic board
☆27Updated 3 weeks ago
Alternatives and similar repositories for PYNQ-ZU
Users that are interested in PYNQ-ZU are comparing it to the libraries listed below
Sorting:
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆40Updated 3 years ago
- PYNQ Composabe Overlays☆73Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- Vitis Model Composer Examples and Tutorials☆107Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆236Updated 2 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆108Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated last week
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆64Updated 11 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆69Updated last year
- ☆60Updated last year
- Board files to build Ultra 96 PYNQ image☆157Updated last month
- PYNQ support and examples for Kria SOMs☆117Updated last year
- ☆97Updated last year
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- A 2D convolution hardware implementation written in Verilog☆50Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆100Updated last year
- Open-Source HLS Examples for Microchip FPGAs☆48Updated 3 months ago
- AMD Xilinx University Program Vivado tutorial☆39Updated 2 years ago
- Networking Overlay on PYNQ☆50Updated 6 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆86Updated 2 years ago
- This repository hosts the code for an FPGA based accelerator for convolutional neural networks☆168Updated last year
- ☆109Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆36Updated 3 years ago
- My implementation of an FPGA Deep Neural Network Hardware Accelerator, moved from my bitbucket☆26Updated 6 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆63Updated 4 years ago