Xilinx / PYNQ-ZULinks
PYNQ-ZU, AUP UltraScale+ MPSoC academic board
☆26Updated 2 weeks ago
Alternatives and similar repositories for PYNQ-ZU
Users that are interested in PYNQ-ZU are comparing it to the libraries listed below
Sorting:
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- PYNQ Composabe Overlays☆73Updated last year
- ☆28Updated 3 years ago
- Networking Overlay on PYNQ☆49Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Open-Source HLS Examples for Microchip FPGAs☆45Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆38Updated 3 years ago
- AMD Xilinx University Program Vivado tutorial☆41Updated 2 years ago
- ☆19Updated 3 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- Synthesizeable VHDL and Verilog implementation of 64-point FFT/IFFT Processor with Q4.12 Fixed Point Data Format.☆30Updated 5 years ago
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆37Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆23Updated 3 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆29Updated 4 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆32Updated 2 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆67Updated 6 months ago
- Vitis Model Composer Examples and Tutorials☆102Updated last week
- Extensible FPGA control platform☆62Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆27Updated 3 years ago
- TCL scripts for FPGA (Xilinx)☆32Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- Slides and material for Xilinx bootcamp☆22Updated 3 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆59Updated 3 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- Tutorials on HLS Design☆52Updated 5 years ago
- Open FPGA Modules☆23Updated 8 months ago