Xilinx / PYNQ-ZU
PYNQ-ZU, XUP UltraScale+ MPSoC academic board
☆22Updated 6 months ago
Alternatives and similar repositories for PYNQ-ZU:
Users that are interested in PYNQ-ZU are comparing it to the libraries listed below
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Networking Overlay on PYNQ☆48Updated 6 years ago
- PYNQ Composabe Overlays☆70Updated 9 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Open-Source HLS Examples for Microchip FPGAs☆43Updated this week
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated 2 years ago
- ☆25Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆47Updated 4 years ago
- ☆18Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- Integration on PL side of Zynq7000 for PYNQ framework of common industrial devices (GPIO, I2C, SPI and UART)☆33Updated 3 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆16Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆29Updated 4 years ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆51Updated 3 months ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆29Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆56Updated 4 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 4 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆28Updated 4 months ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- AMD Xilinx University Program Vivado tutorial☆36Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆75Updated last month
- IP operations in verilog (simulation and implementation on ice40)☆55Updated 5 years ago
- ☆87Updated 9 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- ☆53Updated 4 years ago
- Open FPGA Modules☆23Updated 5 months ago
- Verilog Content Addressable Memory Module☆104Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago