Xilinx/PYNQ-ZU external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/PYNQ-ZU

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/PYNQ-ZU)

Close

Xilinx / PYNQ-ZUView on GitHubMore

• External links
• Readme badge

PYNQ-ZU, AUP UltraScale+ MPSoC academic board

☆28Oct 6, 2025Updated 5 months ago

Alternatives and similar repositories for PYNQ-ZU

Users that are interested in PYNQ-ZU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• Xilinx / RFSoC2x2-PYNQ

  View on GitHub
  RFSoC2x2 board repo for PYNQ
  ☆17Oct 11, 2022Updated 3 years ago
• Xilinx / PYNQ_Composable_Pipeline

  View on GitHub
  PYNQ Composabe Overlays
  ☆75Jun 17, 2024Updated last year
• JennySmith888 / 100GBE-PYNQ

  View on GitHub
  ☆19Sep 15, 2021Updated 4 years ago
• Avnet / ZUBoard_1CG-PYNQ

  View on GitHub
  ☆19Sep 14, 2025Updated 6 months ago
• linxiaobo110 / rps_u96

  View on GitHub
  ☆13Jul 14, 2020Updated 5 years ago
• Xilinx / PYNQ_Hackathon

  View on GitHub
  Xilinx Hackathon 2017
  ☆18May 15, 2023Updated 2 years ago
• byuccl / PYNQ-PRIO

  View on GitHub
  ☆15Apr 11, 2025Updated 11 months ago
• MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow

  View on GitHub
  Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
  ☆31Apr 28, 2020Updated 5 years ago
• casper-astro / casperfpga

  View on GitHub
  Software control for CASPER FPGAs
  ☆22Feb 5, 2026Updated last month
• Springbone / CC-Cam

  View on GitHub
  CC-Cam: A diffuser camera based on Pynq-Z2
  ☆20Oct 7, 2020Updated 5 years ago
• Xilinx / finn-examples

  View on GitHub
  Dataflow QNN inference accelerator examples on FPGAs
  ☆246Mar 10, 2026Updated 2 weeks ago
• AMDResearch / Ryzers

  View on GitHub
  Ryzen AI Dockerfiles for ML, Robotics and Development Environments
  ☆70Updated this week
• Xilinx / logicnets

  View on GitHub
  Train and deploy LUT-based neural networks on FPGAs
  ☆107Jun 12, 2024Updated last year
• AbdullahAnsarii / BandPassFilter

  View on GitHub
  FIR band-pass filter using Verilog HDL.
  ☆13Sep 6, 2020Updated 5 years ago
• Xilinx / HPCG_FPGA

  View on GitHub
  ☆10May 20, 2022Updated 3 years ago
• strath-sdr / rfsoc_studio

  View on GitHub
  The Strathclyde RFSoC Studio Installer for PYNQ.
  ☆36Jan 24, 2023Updated 3 years ago
• Xilinx / Alveo-PYNQ

  View on GitHub
  Introductory examples for using PYNQ with Alveo
  ☆53Mar 14, 2023Updated 3 years ago
• Xilinx / PYNQ-Networking

  View on GitHub
  Networking Overlay on PYNQ
  ☆50Mar 5, 2019Updated 7 years ago
• jimharman / Arduino-GPSDO

  View on GitHub
  ☆10Dec 23, 2014Updated 11 years ago
• yuyuranium / RTOS-Project-2023-riscv-freertos-on-pynq

  View on GitHub
  Porting FreeRTOS to a RISC-V based system on PYNQ-Z2
  ☆11Dec 26, 2024Updated last year
• MicroPhase / antsdr-pynq

  View on GitHub
  pynq framework for antsdr
  ☆37May 31, 2024Updated last year
• Xilinx / fpga24_routing_contest

  View on GitHub
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆35Jun 3, 2025Updated 9 months ago
• bgottschall / reloc

  View on GitHub
  Designing Relocatable FPGA Partitions with Vivado Design Suite
  ☆10Apr 20, 2018Updated 7 years ago
• shashank-agg / octoray

  View on GitHub
  ☆10Mar 20, 2021Updated 5 years ago
• Divyansh03 / FIR-Filter-in-Verilog

  View on GitHub
  FIR Filter in Verilog
  ☆15Nov 17, 2019Updated 6 years ago
• AMDResearch / NPUEval

  View on GitHub
  NPUEval is an LLM evaluation dataset written specifically to target AIE kernel code generation on RyzenAI hardware.
  ☆30Nov 8, 2025Updated 4 months ago
• MazinLab / MKIDGen3

  View on GitHub
  ☆13Oct 30, 2025Updated 4 months ago
• eventhelix / open-lte

  View on GitHub
  An open source 3GPP LTE implementation. (GitHub import of https://sourceforge.net/projects/openlte/)
  ☆10Mar 7, 2017Updated 9 years ago
• strath-sdr / rfsoc_sam

  View on GitHub
  RFSoC Spectrum Analyser Module on PYNQ.
  ☆91Jan 28, 2026Updated last month
• Xilinx / RFSoC-PYNQ

  View on GitHub
  Python productivity for RFSoC platforms
  ☆89Oct 31, 2025Updated 4 months ago
• cpq / newrtos

  View on GitHub
  RTOS for embedded systems
  ☆14Sep 19, 2024Updated last year
• Xilinx / bootgen

  View on GitHub
  bootgen source code
  ☆57Nov 20, 2025Updated 4 months ago
• Xilinx / xacc

  View on GitHub
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆22Mar 11, 2026Updated last week
• mukherjeesrijit / Vision-Transformer-ViT-from-scratch

  View on GitHub
  This repository is an implementation of the ViT paper from scratch with tutorials on model, dataloading, training, inference, finteuning,…
  ☆13Aug 14, 2024Updated last year
• Xilinx / DSP-PYNQ

  View on GitHub
  A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+
  ☆40Jun 29, 2022Updated 3 years ago
• sarafs1926 / ZCU216-PYNQ

  View on GitHub
  Board repo for the ZCU216 RFSOC
  ☆32Jun 9, 2022Updated 3 years ago
• strath-sdr / rfsoc_qpsk

  View on GitHub
  PYNQ example of using the RFSoC as a QPSK transceiver.
  ☆114Jan 28, 2026Updated last month
• chenweiphd / OpenEDA-ChipGPT-Hub

  View on GitHub
  ☆12Jun 22, 2023Updated 2 years ago
• Xilinx / inference-server

  View on GitHub
  ☆46Jun 18, 2024Updated last year