hlslibs / hls_tutorials
Tutorials on HLS Design
☆49Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for hls_tutorials
- HLS for Networks-on-Chip☆31Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- CNN accelerator☆26Updated 7 years ago
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- ☆37Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆36Updated 2 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆44Updated 3 years ago
- Learn systemC with examples☆96Updated last year
- IC implementation of TPU☆86Updated 4 years ago
- ☆46Updated 3 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆55Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆95Updated last year
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 years ago
- ☆60Updated 5 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆58Updated last month
- ☆83Updated 5 months ago
- ☆64Updated 2 years ago
- Basic floating-point components for RISC-V processors☆64Updated 4 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- ☆55Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆121Updated last year
- A repository for SystemC Learning examples☆63Updated 2 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago