hlslibs / hls_tutorialsLinks
Tutorials on HLS Design
☆52Updated 5 years ago
Alternatives and similar repositories for hls_tutorials
Users that are interested in hls_tutorials are comparing it to the libraries listed below
Sorting:
- Algorithmic C Machine Learning Library☆26Updated 9 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- Learn systemC with examples☆121Updated 2 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆81Updated 2 years ago
- ☆68Updated 6 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆66Updated 8 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Public release☆56Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆59Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆89Updated last week
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆48Updated 7 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- ☆66Updated 3 years ago
- ☆67Updated 4 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆23Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- ☆27Updated 5 years ago
- ☆37Updated 6 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆78Updated 10 years ago
- A repository for SystemC Learning examples☆71Updated 2 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- ☆54Updated 6 years ago
- Next generation CGRA generator☆114Updated this week
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆31Updated 4 years ago