hlslibs / hls_tutorialsLinks
Tutorials on HLS Design
☆52Updated 5 years ago
Alternatives and similar repositories for hls_tutorials
Users that are interested in hls_tutorials are comparing it to the libraries listed below
Sorting:
- Algorithmic C Machine Learning Library☆26Updated last month
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Learn systemC with examples☆125Updated 3 years ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆75Updated last month
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago
- Public release☆58Updated 6 years ago
- ☆28Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- ☆70Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- Basic floating-point components for RISC-V processors☆67Updated 6 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 3 years ago
- ☆39Updated last week
- Algorithmic C Math Library☆66Updated last month
- ☆66Updated 3 years ago
- CNN accelerator☆28Updated 8 years ago
- ☆39Updated 6 years ago
- ☆79Updated 11 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆24Updated 4 years ago
- ☆57Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆100Updated last week
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- ☆89Updated last week