hlslibs / hls_tutorialsLinks
Tutorials on HLS Design
☆52Updated 5 years ago
Alternatives and similar repositories for hls_tutorials
Users that are interested in hls_tutorials are comparing it to the libraries listed below
Sorting:
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆54Updated 7 years ago
- Learn systemC with examples☆123Updated 2 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Algorithmic C Machine Learning Library☆26Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆61Updated last year
- ☆67Updated 4 years ago
- ☆70Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A repository for SystemC Learning examples☆71Updated 3 years ago
- ☆65Updated 3 years ago
- Public release☆56Updated 6 years ago
- ☆27Updated 6 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆56Updated 6 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆37Updated 6 years ago
- course design☆22Updated 7 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last month
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 4 years ago
- ☆37Updated 7 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆95Updated this week
- CNN accelerator☆27Updated 8 years ago
- NVDLA small config implementation on Zynq ZCU104 (evaluation)☆24Updated 6 years ago