hlslibs / hls_tutorialsLinks
Tutorials on HLS Design
☆51Updated 5 years ago
Alternatives and similar repositories for hls_tutorials
Users that are interested in hls_tutorials are comparing it to the libraries listed below
Sorting:
- Algorithmic C Machine Learning Library☆23Updated 5 months ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆53Updated 6 years ago
- ☆27Updated 5 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- Algorithmic C Math Library☆62Updated 2 weeks ago
- ☆40Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- ☆58Updated 4 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- ☆58Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- ☆26Updated last year
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 3 months ago
- Open-Source HLS Examples for Microchip FPGAs☆44Updated this week
- ☆49Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Public release☆51Updated 5 years ago
- ☆33Updated 6 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago