hlslibs / hls_tutorials
Tutorials on HLS Design
☆51Updated 5 years ago
Alternatives and similar repositories for hls_tutorials:
Users that are interested in hls_tutorials are comparing it to the libraries listed below
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- ☆55Updated 4 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- Algorithmic C Machine Learning Library☆23Updated 4 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆51Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 2 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆38Updated 8 months ago
- CNN accelerator☆28Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- ☆65Updated 2 years ago
- ☆57Updated 5 years ago
- BlackParrot on Zynq☆39Updated 2 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆72Updated last year
- ☆26Updated 5 years ago
- Learn systemC with examples☆109Updated 2 years ago
- ☆46Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆64Updated 6 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆40Updated 7 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- PYNQ Composabe Overlays☆71Updated 10 months ago
- ☆32Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 4 months ago