xupgit / compute_accelerationLinks
☆12Updated 5 years ago
Alternatives and similar repositories for compute_acceleration
Users that are interested in compute_acceleration are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆53Updated 10 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Project repo for the POSH on-chip network generator☆49Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- CNN accelerator☆27Updated 8 years ago
- DASS HLS Compiler☆29Updated last year
- ☆27Updated 5 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated this week
- Public release☆57Updated 5 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- Algorithmic C Machine Learning Library☆26Updated 7 months ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ABACUS is a tool for approximate logic synthesis☆14Updated 5 years ago
- ☆73Updated last week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- BlackParrot on Zynq☆44Updated 5 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 2 months ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- SRAM☆22Updated 4 years ago
- The PULP RI5CY core modified for Verilator modeling and as a GDB server.☆24Updated 6 years ago