xupgit / compute_accelerationLinks
☆12Updated 5 years ago
Alternatives and similar repositories for compute_acceleration
Users that are interested in compute_acceleration are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 months ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 6 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CNN accelerator☆27Updated 8 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- ☆27Updated 5 years ago
- Public release☆57Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- ☆30Updated 6 years ago
- Open Source PHY v2☆29Updated last year
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- DASS HLS Compiler☆29Updated last year
- ☆87Updated last year
- ☆15Updated 2 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Updated 6 years ago
- BlackParrot on Zynq☆45Updated 5 months ago
- Algorithmic C Machine Learning Library☆26Updated 8 months ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 3 weeks ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year