xupgit / compute_accelerationLinks
☆12Updated 5 years ago
Alternatives and similar repositories for compute_acceleration
Users that are interested in compute_acceleration are comparing it to the libraries listed below
Sorting:
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated last week
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- SRAM☆22Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- Tutorial for integrating PyMTL and Vivado HLS☆19Updated 9 years ago
- ☆27Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- HLS for Networks-on-Chip☆36Updated 4 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 3 months ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- CNN accelerator☆27Updated 8 years ago
- RISC-V ISA based 32-bit processor written in HLS☆16Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆51Updated last week
- DASS HLS Compiler☆29Updated last year
- Next generation CGRA generator☆114Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- ☆87Updated last year
- sram/rram/mram.. compiler☆42Updated 2 years ago