Avnet / Ultra96-PYNQ
Board files to build Ultra 96 PYNQ image
☆154Updated 3 months ago
Alternatives and similar repositories for Ultra96-PYNQ:
Users that are interested in Ultra96-PYNQ are comparing it to the libraries listed below
- ☆117Updated 3 years ago
- DPU on PYNQ☆217Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- PYNQ support and examples for Kria SOMs☆105Updated 7 months ago
- Kria Vitis platforms and overlays☆97Updated 3 weeks ago
- Avnet Board Definition Files☆132Updated 3 months ago
- PYNQ Composabe Overlays☆71Updated 9 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- ☆123Updated 4 months ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆150Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆46Updated 4 years ago
- Vitis HLS Library for FINN☆192Updated last week
- RISC-V Integration for PYNQ☆170Updated 5 years ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆29Updated 4 years ago
- ☆197Updated 2 weeks ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆107Updated 6 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆107Updated 5 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- ☆246Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆319Updated 2 months ago
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆101Updated 5 years ago
- Caffe to VHDL☆67Updated 4 years ago
- Vitis Model Composer Examples and Tutorials☆96Updated 2 weeks ago
- ☆285Updated last week
- ☆55Updated 2 years ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year