Avnet / Ultra96-PYNQ
Board files to build Ultra 96 PYNQ image
☆154Updated 3 months ago
Alternatives and similar repositories for Ultra96-PYNQ:
Users that are interested in Ultra96-PYNQ are comparing it to the libraries listed below
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆101Updated 2 years ago
- DPU on PYNQ☆211Updated last year
- Avnet Board Definition Files☆132Updated 2 months ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- PYNQ support and examples for Kria SOMs☆103Updated 7 months ago
- ☆117Updated 3 years ago
- Kria Vitis platforms and overlays☆96Updated last week
- PYNQ Composabe Overlays☆70Updated 9 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- ☆122Updated 3 months ago
- RISC-V Integration for PYNQ☆170Updated 5 years ago
- Vitis HLS Library for FINN☆191Updated last week
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆149Updated 5 years ago
- Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL☆69Updated 3 years ago
- ☆190Updated 2 months ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆29Updated 4 years ago
- ☆279Updated last week
- ☆27Updated 7 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆207Updated 2 months ago
- FPGA+SoC+Linux+Device Tree Overlay+FPGA Manager U-Boot&Linux Kernel&Debian11 Images (for Xilinx:Zynq Ultrascale+ MPSoC)☆130Updated last year
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated last year
- This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite☆102Updated 5 years ago
- ☆86Updated last year
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆106Updated 4 years ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆105Updated 6 years ago
- Vitis Model Composer Examples and Tutorials☆91Updated this week
- SDAccel Development Environment Tutorials☆108Updated 4 years ago