Board files to build Ultra 96 PYNQ image
☆157Sep 14, 2025Updated 5 months ago
Alternatives and similar repositories for Ultra96-PYNQ
Users that are interested in Ultra96-PYNQ are comparing it to the libraries listed below
Sorting:
- DPU on PYNQ☆243Aug 12, 2025Updated 6 months ago
- Avnet Board Definition Files☆141Jan 12, 2026Updated last month
- Networking Overlay on PYNQ☆50Mar 5, 2019Updated 6 years ago
- Ultra96 PYNQ入门之一次简单的总结☆14May 21, 2020Updated 5 years ago
- Ubuntu 18.04 Desktop for Ultra96/Ultra96-V2☆19Apr 11, 2020Updated 5 years ago
- Ubuntu 20.04 Desktop for Ultra96/Ultra96-V2☆11Nov 27, 2021Updated 4 years ago
- DAC System Design Contest 2020☆29Jun 11, 2020Updated 5 years ago
- Computer Vision Overlays on Pynq☆189Oct 4, 2019Updated 6 years ago
- Repository used to support automated builds under PetaLinux tools that use Yocto.☆63Mar 27, 2025Updated 11 months ago
- Python Productivity for ZYNQ☆2,277Updated this week
- ☆23Oct 7, 2021Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- Firmware binaries for Microchip ATWILC Wireless Devices (ATWILC1000 & ATWILC3000)☆16Feb 23, 2026Updated last week
- ☆91Apr 15, 2020Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- ☆35Sep 12, 2019Updated 6 years ago
- Vitis HLS Library for FINN☆215Feb 25, 2026Updated last week
- ☆250Oct 13, 2020Updated 5 years ago
- Social Disatancing Monitor using yolov3 and DPU HW acceleration for Xilinx adaptive computing challenge 2020☆12Feb 17, 2023Updated 3 years ago
- ☆117Jul 15, 2021Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆107Jun 12, 2024Updated last year
- Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.☆1,725Feb 24, 2026Updated last week
- This project is trying to create a base vitis platform to run with DPU☆49Jul 8, 2020Updated 5 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆241Apr 12, 2021Updated 4 years ago
- ☆463Sep 10, 2024Updated last year
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆107Oct 31, 2022Updated 3 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆704Jan 4, 2022Updated 4 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- PYNQ support and examples for Kria SOMs☆124Aug 20, 2024Updated last year
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- Dataflow compiler for QNN inference on FPGAs☆945Feb 25, 2026Updated last week
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- ☆35Jul 24, 2019Updated 6 years ago
- ☆76Jul 27, 2022Updated 3 years ago
- ☆15Apr 11, 2025Updated 10 months ago
- Vitis In-Depth Tutorials☆1,531Jan 29, 2026Updated last month
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆156Jan 23, 2020Updated 6 years ago
- Adding PR to the PYNQ Overlay☆19Apr 19, 2017Updated 8 years ago