Support material for the Building Accelerated Applications with Vitis webinar series
☆17Sep 10, 2020Updated 5 years ago
Alternatives and similar repositories for Building-Accelerated-Applications-with-Vitis
Users that are interested in Building-Accelerated-Applications-with-Vitis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆119Jul 15, 2021Updated 4 years ago
- A toolbox for neuromorphic sensing in robotics.☆16Mar 18, 2021Updated 5 years ago
- MS Windows port of the SoundScape Renderer☆14Jun 6, 2023Updated 3 years ago
- Board files to build the ZCU111 PYNQ image☆21Oct 11, 2022Updated 3 years ago
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆14Feb 7, 2020Updated 6 years ago
- NeuroTechX website☆13Dec 16, 2018Updated 7 years ago
- An open-source cross-platform package to analyze and post-process spiking information obtained from neuromorphic cochleas☆18Oct 22, 2025Updated 8 months ago
- ☆11Jun 17, 2022Updated 4 years ago
- su su su supernova☆24Jan 9, 2025Updated last year
- simplest online-softmax notebook for explain Flash Attention☆18Jan 27, 2026Updated 5 months ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated last year
- Deep Learning Visualization Tools Using PyTorch☆11Feb 2, 2021Updated 5 years ago
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- This is a caffe implementation of ShuffleNet model☆15Mar 15, 2018Updated 8 years ago
- OpenN@S: Open-source software to NAS automatic VHDL code generation☆27Dec 15, 2025Updated 6 months ago
- How to create, train and quantize network, then integrate it into pre/post image processing and generate CUDA C++ code for targeting Jets…☆12May 7, 2025Updated last year
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Jun 23, 2026Updated 2 weeks ago
- ☆20Jun 16, 2026Updated 3 weeks ago
- ☆12Apr 6, 2022Updated 4 years ago
- AMD University Program HLS tutorial☆129Oct 28, 2024Updated last year
- Nexus Miner for Hash channel with FPGA/GPU/CPU pool and solo.☆13Dec 21, 2024Updated last year
- Notebooks for the HE introduction☆10Sep 11, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A community-driven pypto implementation☆95Updated this week
- ☆29Nov 21, 2018Updated 7 years ago
- ☆14Oct 27, 2020Updated 5 years ago
- this repository includes code to test speed capabilities of GPUs and CPUs☆17Apr 28, 2024Updated 2 years ago
- ☆15Jul 25, 2017Updated 8 years ago
- State of the art 84.7% accuracy on SleepEDF-78 and 88.4% SHHS Datasset☆10Apr 28, 2025Updated last year
- my submitted project to UoL Programming with Data module☆12Jan 5, 2023Updated 3 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆37Aug 28, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆19Dec 11, 2018Updated 7 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆45Jul 27, 2018Updated 7 years ago
- Caffe Computation Graph Optimization.☆29Jan 7, 2020Updated 6 years ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Aug 31, 2020Updated 5 years ago
- Supplementary Material to accompany the paper, DJ Warne, SA Sisson, C Drovandi (2019) Acceleration of expensive computations in Bayesian…☆13Oct 23, 2020Updated 5 years ago
- Python library (C++ backend) for degree-preserving network randomization☆14Oct 14, 2019Updated 6 years ago