Support material for the Building Accelerated Applications with Vitis webinar series
☆17Sep 10, 2020Updated 5 years ago
Alternatives and similar repositories for Building-Accelerated-Applications-with-Vitis
Users that are interested in Building-Accelerated-Applications-with-Vitis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Sep 25, 2019Updated 6 years ago
- ☆118Jul 15, 2021Updated 4 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Jun 29, 2022Updated 3 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- A toolbox for neuromorphic sensing in robotics.☆16Mar 18, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆21Mar 30, 2023Updated 3 years ago
- Board files to build the ZCU111 PYNQ image☆21Oct 11, 2022Updated 3 years ago
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Feb 15, 2019Updated 7 years ago
- NeuroTechX website☆13Dec 16, 2018Updated 7 years ago
- ☆11Jun 17, 2022Updated 3 years ago
- simplest online-softmax notebook for explain Flash Attention☆16Jan 27, 2026Updated 3 months ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated 11 months ago
- A community-driven pypto implementation☆63Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Deep Learning Visualization Tools Using PyTorch☆11Feb 2, 2021Updated 5 years ago
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- This is a caffe implementation of ShuffleNet model☆15Mar 15, 2018Updated 8 years ago
- How to create, train and quantize network, then integrate it into pre/post image processing and generate CUDA C++ code for targeting Jets…☆12May 7, 2025Updated 11 months ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12Apr 9, 2026Updated 3 weeks ago
- 프론트 개발자 여자친구의 특별한 생일 이벤트 프로젝트 🎉☆10Oct 23, 2023Updated 2 years ago
- ☆18Nov 26, 2025Updated 5 months ago
- ☆12Apr 6, 2022Updated 4 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AMD University Program HLS tutorial☆125Oct 28, 2024Updated last year
- Nexus Miner for Hash channel with FPGA/GPU/CPU pool and solo.☆13Dec 21, 2024Updated last year
- Notebooks for the HE introduction☆10Sep 11, 2020Updated 5 years ago
- 한림대학교 오픈소스 SW 교육센터☆11Jan 30, 2020Updated 6 years ago
- ☆13Oct 6, 2022Updated 3 years ago
- Vitis 部署加速器工作流介绍☆13Jan 10, 2025Updated last year
- FAST-LIVO2: Fast, Direct LiDAR-Inertial-Visual Odometry☆48Oct 12, 2025Updated 6 months ago
- ☆13Oct 27, 2020Updated 5 years ago
- State of the art 84.7% accuracy on SleepEDF-78 and 88.4% SHHS Datasset☆10Apr 28, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆36Aug 28, 2025Updated 8 months ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- pcie-bench code for NetFPGA/VCU709 cards☆45Jul 27, 2018Updated 7 years ago
- SDAccel Development Environment Tutorials☆110Apr 8, 2020Updated 6 years ago
- Vitis-AI 1.3 TensorFlow2 flow with a custom CNN model, targeted ZCU102 evaluation board.☆15Apr 6, 2021Updated 5 years ago
- nnq_cnd_study stands for Neural Network Quantization & Compact Networks Design Study☆13Aug 31, 2020Updated 5 years ago