ATaylorCEngFIET / Building-Accelerated-Applications-with-VitisLinks
Support material for the Building Accelerated Applications with Vitis webinar series
☆17Updated 4 years ago
Alternatives and similar repositories for Building-Accelerated-Applications-with-Vitis
Users that are interested in Building-Accelerated-Applications-with-Vitis are comparing it to the libraries listed below
Sorting:
- Vitis HLS Library for FINN☆204Updated last week
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- AMD University Program HLS tutorial☆99Updated 9 months ago
- ☆118Updated 4 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- This project is trying to create a base vitis platform to run with DPU☆47Updated 5 years ago
- IC implementation of TPU☆128Updated 5 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆352Updated 6 months ago
- DPU on PYNQ☆224Updated last year
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- ☆24Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- ☆130Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆58Updated 5 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆219Updated 6 years ago
- PYNQ Composabe Overlays☆73Updated last year
- A FPGA Based CNN accelerator, following Google's TPU V1.☆157Updated 6 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆112Updated last month
- Library of approximate arithmetic circuits☆55Updated 2 years ago