Support material for the Building Accelerated Applications with Vitis webinar series
☆17Sep 10, 2020Updated 5 years ago
Alternatives and similar repositories for Building-Accelerated-Applications-with-Vitis
Users that are interested in Building-Accelerated-Applications-with-Vitis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Sep 25, 2019Updated 6 years ago
- ☆119Jul 15, 2021Updated 4 years ago
- XRM (Xilinx FPGA Resource Manager) Document:☆25Nov 13, 2023Updated 2 years ago
- ☆21Mar 30, 2023Updated 3 years ago
- PoWx mission: Aiming at smaller energy per hash hardware.☆11Dec 18, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenCL FPGA Mining on Xilinx Alveo u200 u250 u280 FPGA Cards☆32Feb 15, 2019Updated 7 years ago
- ☆14Feb 7, 2020Updated 6 years ago
- ☆59Aug 2, 2022Updated 3 years ago
- ☆11Jun 17, 2022Updated 3 years ago
- su su su supernova☆25Jan 9, 2025Updated last year
- Synchronizes Minecraft in-game chat and Discord chat.☆12Jul 12, 2024Updated last year
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆15Jun 1, 2025Updated 11 months ago
- Deep Learning Visualization Tools Using PyTorch☆11Feb 2, 2021Updated 5 years ago
- SQRL Port of ethminer☆11Feb 1, 2021Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- This is a caffe implementation of ShuffleNet model☆15Mar 15, 2018Updated 8 years ago
- Basic implementation of Blake2 in C as a base for Argon2 for Mozilla's Network Security Services.☆10Feb 6, 2017Updated 9 years ago
- Example design for the Ethernet FMC using an FPGA based hardware packet generator/checker to demonstrate maximum throughput☆12May 12, 2026Updated 2 weeks ago
- How to create, train and quantize network, then integrate it into pre/post image processing and generate CUDA C++ code for targeting Jets…☆12May 7, 2025Updated last year
- Presented by Seeed Studio, we offer our series open source hardware based on NVIDIA Jetson☆42Jan 8, 2025Updated last year
- 프론트 개발자 여자친구의 특별한 생일 이벤트 프로젝트 🎉☆10Oct 23, 2023Updated 2 years ago
- A community-driven pypto implementation☆75Updated this week
- ☆18Nov 26, 2025Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆12Apr 6, 2022Updated 4 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- AMD University Program HLS tutorial☆126Oct 28, 2024Updated last year
- Nexus Miner for Hash channel with FPGA/GPU/CPU pool and solo.☆13Dec 21, 2024Updated last year
- 한림대학교 오픈소스 SW 교육센터☆11Jan 30, 2020Updated 6 years ago
- ☆13Oct 6, 2022Updated 3 years ago
- Vitis 部署加速器工作流介绍☆13Jan 10, 2025Updated last year
- ☆29Nov 21, 2018Updated 7 years ago
- ☆14Oct 27, 2020Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆15Jul 25, 2017Updated 8 years ago
- State of the art 84.7% accuracy on SleepEDF-78 and 88.4% SHHS Datasset☆10Apr 28, 2025Updated last year
- my submitted project to UoL Programming with Data module☆12Jan 5, 2023Updated 3 years ago
- Translational GAN model☆22Dec 27, 2021Updated 4 years ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆36Aug 28, 2025Updated 8 months ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago