intelsdi-x / fpga-nova
Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.
☆16Updated 2 years ago
Alternatives and similar repositories for fpga-nova:
Users that are interested in fpga-nova are comparing it to the libraries listed below
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆86Updated 4 months ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 3 weeks ago
- Introductory examples for using PYNQ with Alveo☆51Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆61Updated 3 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 9 months ago
- Hands-on experience using the Vitis unified software platform with Xilinx FPGA hardware☆46Updated 6 months ago
- ☆32Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 4 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆65Updated 6 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆33Updated 6 years ago
- HLS branch of Halide☆77Updated 6 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- A home for Genesis2 sources.☆40Updated this week
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆85Updated 2 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- Linear model training using stochastic gradient descent (SGD) on PYNQ with full to low precision.☆53Updated 7 years ago
- ☆19Updated 3 years ago
- SMASH is a hardware-software cooperative mechanism that enables highly-efficient indexing and storage of sparse matrices. The key idea of…☆15Updated 4 years ago
- ☆45Updated 4 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- A parallel and distributed simulator for thousand-core chips☆23Updated 6 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- research, experimentation and implementation of hardware-agnostic accelerated DL framework☆36Updated 3 weeks ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Updated 7 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago