intelsdi-x / fpga-nova
Bring FPGA accelerators as a resources available through Docker containers for the OpenStack users.
☆16Updated 2 years ago
Alternatives and similar repositories for fpga-nova:
Users that are interested in fpga-nova are comparing it to the libraries listed below
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆87Updated this week
- ☆19Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- Public Release of Stream-Dataflow☆14Updated 5 years ago
- Caribou: Distributed Smart Storage built with FPGAs☆66Updated 6 years ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 10 months ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago
- HLS branch of Halide☆77Updated 6 years ago
- ☆12Updated 8 months ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆18Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 6 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆22Updated 3 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆19Updated 7 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- Streaming Message Interface: High-Performance Distributed Memory Programming on Reconfigurable Hardware☆16Updated 3 years ago
- Accelerator simulation framework using nn_dataflow traces and energy, etc. post-processing☆7Updated 6 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆39Updated last week
- Centaur, a framework for hybrid CPU-FPGA databases☆27Updated 7 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 2 months ago
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago