Xilinx/Applications external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

Xilinx/Applications

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/Xilinx/Applications)

Close

Xilinx / ApplicationsView on GitHubMore

• External links
• Readme badge

☆68Jul 5, 2021Updated 4 years ago

Alternatives and similar repositories for Applications

Users that are interested in Applications are comparing it to the libraries listed below

• Xilinx / SDAccel_Examples

  View on GitHub
  SDAccel Examples
  ☆361May 20, 2022Updated 3 years ago
• Xilinx / data-analytics

  View on GitHub
  ☆19May 30, 2019Updated 6 years ago
• Huawei / huaweicloud-fpga

  View on GitHub
  Obsolete repository of official HUAWEI CLOUD FPGA Development Kit //github.com/huaweicloud/huaweicloud-fpga
  ☆26Oct 8, 2018Updated 7 years ago
• fpgasystems / davos

  View on GitHub
  Distributed Accelerator OS
  ☆64Apr 6, 2022Updated 3 years ago
• ChenJianyunp / FPGA-Snappy-Decompressor

  View on GitHub
  A new kind of hardware decompressor for Snappy decompression. Much faster than the existing software one.
  ☆24Jun 27, 2023Updated 2 years ago
• Xilinx / SDAccel-Tutorials

  View on GitHub
  SDAccel Development Environment Tutorials
  ☆109Apr 8, 2020Updated 5 years ago
• RSPwFPGAs / opae-xilinx

  View on GitHub
  OPAE porting to Xilinx FPGA devices.
  ☆39Aug 5, 2020Updated 5 years ago
• MoatLab / LeapIO

  View on GitHub
  LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)
  ☆29Oct 3, 2021Updated 4 years ago
• Xilinx / XRM

  View on GitHub
  XRM (Xilinx FPGA Resource Manager) Document:
  ☆25Nov 13, 2023Updated 2 years ago
• fpgasystems / fpga-hyperloglog

  View on GitHub
  FPGA-based HyperLogLog Accelerator
  ☆12Jul 13, 2020Updated 5 years ago
• uwsampl / lastlayer

  View on GitHub
  Towards Hardware and Software Continuous Integration
  ☆13Jun 8, 2020Updated 5 years ago
• ngiambla / libmem

  View on GitHub
  ☆10Jan 15, 2023Updated 3 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP

  View on GitHub
  100 Gbps TCP/IP stack for Vitis shells
  ☆229Apr 23, 2024Updated last year
• tchoyt / pynq_dev

  View on GitHub
  Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development
  ☆12Mar 16, 2018Updated 7 years ago
• maltanar / spmv-vector-cache

  View on GitHub
  A Vector Caching Scheme for Streaming FPGA SpMV Accelerators
  ☆10Sep 7, 2015Updated 10 years ago
• Digilent / reVISION-Zybo-Z7-20

  View on GitHub
  ☆12Aug 10, 2018Updated 7 years ago
• j-marjanovic / meta-zynqmp-pl-ps-interfaces

  View on GitHub
  ☆14Apr 17, 2022Updated 3 years ago
• Xilinx / BinomialModel

  View on GitHub
  Binomial model
  ☆12Aug 28, 2019Updated 6 years ago
• Xilinx / HLS_packet_processing

  View on GitHub
  ☆49Dec 10, 2019Updated 6 years ago
• Xilinx / Alveo-PYNQ

  View on GitHub
  Introductory examples for using PYNQ with Alveo
  ☆52Mar 14, 2023Updated 2 years ago
• strezh / XPDMA

  View on GitHub
  PCIe DMA Subsystem based on Xilinx XAPP1171
  ☆48Jun 6, 2023Updated 2 years ago
• Xilinx / hydra

  View on GitHub
  ☆14Feb 14, 2022Updated 4 years ago
• rval735 / bisunaU50

  View on GitHub
  BiSUNA framework specialized to compile for the Xilinx Alveo U50
  ☆13Dec 3, 2020Updated 5 years ago
• xupgit / compute_acceleration

  View on GitHub
  ☆12Apr 7, 2020Updated 5 years ago
• Intel-HLS / BIGstack

  View on GitHub
  ☆12Sep 25, 2024Updated last year
• nlbutts / tflite_zynq

  View on GitHub
  Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq
  ☆49Jan 18, 2018Updated 8 years ago
• template-hls / template-hls-float

  View on GitHub
  ☆30Apr 26, 2019Updated 6 years ago
• inkcenter / JPEG2000_serial

  View on GitHub
  JPEG2000 compression coder on Xilinx Virtex 5 FPGA
  ☆16Jul 17, 2013Updated 12 years ago
• Xilinx / graphanalytics

  View on GitHub
  Xilinx Alveo Graph Analytics Product repository
  ☆14May 18, 2022Updated 3 years ago
• UCLA-VAST / heterohalide

  View on GitHub
  HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration
  ☆15Sep 14, 2020Updated 5 years ago
• necst / sdaccel_chisel_integration

  View on GitHub
  Chisel Project for Integrating RTL code into SDAccel
  ☆17Jan 12, 2018Updated 8 years ago
• idanmoradarthas / MutiArmedBandit-DeepLearning

  View on GitHub
  Multi-armed bandit algorithm with tensorflow and 11 policies
  ☆16Dec 27, 2022Updated 3 years ago
• hpcn-uam / Limago

  View on GitHub
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆135Sep 11, 2021Updated 4 years ago
• Xilinx / xup_vitis_network_example

  View on GitHub
  VNx: Vitis Network Examples
  ☆157Aug 25, 2025Updated 6 months ago
• tomtor / HDL-deflate

  View on GitHub
  FPGA implementation of deflate (de)compress RFC 1950/1951
  ☆63May 2, 2019Updated 6 years ago
• Xilinx / Xilinx_Base_Runtime

  View on GitHub
  ☆36Aug 11, 2023Updated 2 years ago
• Xilinx / FPGA_as_a_Service

  View on GitHub
  ☆160Jan 28, 2025Updated last year
• Xilinx / ml-suite

  View on GitHub
  Getting Started with Xilinx ML Suite
  ☆336Jan 6, 2021Updated 5 years ago
• Domipheus / ArtyS7

  View on GitHub
  Where Arty S7 projects are kept. MIT License unless file headers state otherwise.
  ☆24Sep 26, 2019Updated 6 years ago