OpenCL Demos for Xilinx FPGAs
☆31Dec 7, 2015Updated 10 years ago
Alternatives and similar repositories for xilinx_demos
Users that are interested in xilinx_demos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 11 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 3 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- JESD204B core for Migen/MiSoC☆37May 5, 2021Updated 5 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆25Apr 12, 2017Updated 9 years ago
- ☆343Jun 16, 2020Updated 6 years ago
- ☆84Jul 16, 2020Updated 6 years ago
- Driving the OLED display on the ZedBoard☆24Jan 30, 2020Updated 6 years ago
- ☆22Mar 13, 2019Updated 7 years ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- simple qt application that compute Real Time (Real) FFT of Data coming From Serial Port, and Plot Both Raw Data and FFT using QcustomPlot…☆23Aug 21, 2015Updated 10 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 12 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆25Aug 19, 2016Updated 9 years ago
- Collection of X20 96 Board Resources☆12Nov 2, 2016Updated 9 years ago
- Xilinx Contest Kshitij 2019☆19May 31, 2023Updated 3 years ago
- ☆23May 24, 2015Updated 11 years ago
- ☆20Aug 4, 2022Updated 4 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Library for interfacing with the RTT (Real-Time Transfer) debugging protocol over probe-rs☆23Aug 26, 2021Updated 4 years ago
- PyOpenGL + OSMesa docker container for off-screen headless rendering☆11Oct 3, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- FPGA Sega in Verilog, for Xilinx Virtex, circa 2002. Has an emulator thrown in, to simplify FPGA debugging.☆75Nov 17, 2013Updated 12 years ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- LTE Turbo Decoder using BCJR algorithm☆11Apr 8, 2018Updated 8 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- ☆10Dec 29, 2015Updated 10 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 7 years ago
- SystemVerilog package for reading, manipulating, and writing JSON-formatted data☆12Feb 19, 2022Updated 4 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- ☆11Mar 28, 2024Updated 2 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- OpenFlow Switch Hardware Implement Code☆11Jul 1, 2015Updated 11 years ago