arrayfire / xilinx_demos
OpenCL Demos for Xilinx FPGAs
☆31Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for xilinx_demos
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆37Updated 10 years ago
- Triple Modular Redundancy☆23Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Algorithmic C Math Library☆58Updated 2 months ago
- ☆15Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393☆37Updated last year
- RISC-V GPGPU☆34Updated 4 years ago
- Xilinx Contest Kshitij 2019☆19Updated last year
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆20Updated 8 years ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆37Updated 7 years ago
- A repository of IPs for hardware computer vision (FPGA)☆96Updated 9 years ago
- ☆42Updated 3 years ago
- ☆17Updated last year
- Adding PR to the PYNQ Overlay☆17Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- A C++ template library for FPGAs on top of Xilinx Vivado HLS☆14Updated 7 years ago
- Repository of HW design and SW for Ultra96 board + MIPI board☆17Updated 5 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆30Updated 9 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Updated last year
- DyRACT Open Source Repository☆16Updated 8 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆35Updated 5 years ago
- HOG + SVM on FPGA☆25Updated 3 years ago
- ☆82Updated 4 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆37Updated 8 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Updated 5 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆35Updated 2 years ago
- ☆22Updated 8 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆20Updated last week
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated 2 months ago
- Verilog modules for software-defined radio.☆17Updated 11 years ago