OpenCL Demos for Xilinx FPGAs
☆31Dec 7, 2015Updated 10 years ago
Alternatives and similar repositories for xilinx_demos
Users that are interested in xilinx_demos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 2 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 9 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆84Jul 16, 2020Updated 5 years ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- simple qt application that compute Real Time (Real) FFT of Data coming From Serial Port, and Plot Both Raw Data and FFT using QcustomPlot…☆23Aug 21, 2015Updated 10 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 11 years ago
- Collection of X20 96 Board Resources☆12Nov 2, 2016Updated 9 years ago
- Xilinx Contest Kshitij 2019☆19May 31, 2023Updated 2 years ago
- Driving the OLED display on the ZedBoard☆23Jan 30, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Create customized email signatures☆18Dec 10, 2022Updated 3 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- ☆23May 24, 2015Updated 10 years ago
- KWin fork which contains a new tiling script instead of the old tiling code. The new code is in the "tiling-script" branch.☆20Aug 16, 2012Updated 13 years ago
- Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.☆25Nov 26, 2023Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- hmglib - Hierarchical matrices on GPU(s) library☆13Jul 31, 2018Updated 7 years ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- ☆20Aug 4, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Project page for Ped-AEB project, 4th year☆15Jul 24, 2017Updated 8 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆13Apr 22, 2026Updated 3 weeks ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- A repository of IPs for hardware computer vision (FPGA)☆98Oct 21, 2015Updated 10 years ago
- ☆10Dec 29, 2015Updated 10 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- A Audio Interface for the Zedboard☆30Apr 13, 2015Updated 11 years ago
- Script for decoding raw bayer images (e.g. raw8, raw10, raw12, raw16).☆13Feb 7, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- Extracts static code features from opencl kernels to be used for machine learning.☆10Apr 30, 2021Updated 5 years ago
- ☆11Mar 28, 2024Updated 2 years ago
- ☆115Mar 24, 2025Updated last year