OpenCL Demos for Xilinx FPGAs
☆31Dec 7, 2015Updated 10 years ago
Alternatives and similar repositories for xilinx_demos
Users that are interested in xilinx_demos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- PCIe DMA Subsystem based on Xilinx XAPP1171☆48Jun 6, 2023Updated 3 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆344Jun 16, 2020Updated 6 years ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆21Feb 12, 2017Updated 9 years ago
- ☆84Jul 16, 2020Updated 5 years ago
- SDAccel Examples☆360May 20, 2022Updated 4 years ago
- simple qt application that compute Real Time (Real) FFT of Data coming From Serial Port, and Plot Both Raw Data and FFT using QcustomPlot…☆23Aug 21, 2015Updated 10 years ago
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 12 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Google Bar-code scan project ZXing GUI With .net☆20Jun 25, 2012Updated 14 years ago
- Xilinx Contest Kshitij 2019☆19May 31, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Create customized email signatures☆18Dec 10, 2022Updated 3 years ago
- ☆119Dec 20, 2017Updated 8 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆32May 18, 2019Updated 7 years ago
- ☆23May 24, 2015Updated 11 years ago
- aapt compiled with Code Blocks in windows platform☆15Oct 8, 2015Updated 10 years ago
- Fairwaves version of the UHD drivers, tweaked to support Fairwaves UmTRX.☆25Nov 26, 2023Updated 2 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Feb 16, 2026Updated 4 months ago
- photonSDI - an open source SDI core☆11May 26, 2021Updated 5 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆13Apr 22, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenAirInterface Code Study and Interpretation☆14Nov 13, 2017Updated 8 years ago
- Library for interfacing with the RTT (Real-Time Transfer) debugging protocol over probe-rs☆23Aug 26, 2021Updated 4 years ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Turbo coder and decoder☆12Oct 11, 2023Updated 2 years ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- PCB layout for my cheap FPGA HDMI experimenting board☆10Aug 21, 2014Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Audio Interface for the Zedboard☆30Apr 13, 2015Updated 11 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆16Nov 7, 2022Updated 3 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- Python PDF Generator with Database Connection and Email support☆10Jul 26, 2017Updated 8 years ago
- Extracts static code features from opencl kernels to be used for machine learning.☆10Apr 30, 2021Updated 5 years ago