OpenCL Demos for Xilinx FPGAs
☆31Dec 7, 2015Updated 10 years ago
Alternatives and similar repositories for xilinx_demos
Users that are interested in xilinx_demos are comparing it to the libraries listed below
Sorting:
- Collection of X20 96 Board Resources☆12Nov 2, 2016Updated 9 years ago
- Monocular Multiview Object Tracking with 3D Aspect Parts☆15Jun 25, 2020Updated 5 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆42Dec 14, 2013Updated 12 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Project page for Ped-AEB project, 4th year☆15Jul 24, 2017Updated 8 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- FreeRTOS/lwIP (XAPP1026) for Xilinx Zynq devices using Vivado 2016.1. This port is compatible with Xilinx Vivado 2016.1 and was tested on…☆16Mar 28, 2017Updated 8 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 10 years ago
- ☆340Jun 16, 2020Updated 5 years ago
- SDAccel Examples☆361May 20, 2022Updated 3 years ago
- REDHAWK Documentation☆19Feb 8, 2019Updated 7 years ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆19Feb 12, 2017Updated 9 years ago
- ☆83Jul 16, 2020Updated 5 years ago
- Soleil-X is a turbulence/particle/radiation solver written in the Regent language for execution with the Legion runtime.☆17Jul 16, 2025Updated 7 months ago
- ☆119Dec 20, 2017Updated 8 years ago
- A repository of IPs for hardware computer vision (FPGA)☆97Oct 21, 2015Updated 10 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- ☆22Mar 13, 2019Updated 6 years ago
- WIP · CUDA compatibility for Blaze · https://bitbucket.org/blaze-lib/blaze☆21Nov 18, 2019Updated 6 years ago
- simple qt application that compute Real Time (Real) FFT of Data coming From Serial Port, and Plot Both Raw Data and FFT using QcustomPlot…☆23Aug 21, 2015Updated 10 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆23Aug 19, 2016Updated 9 years ago
- The FPGA design for the FreeSRP's Artix 7 FPGA☆26Apr 12, 2017Updated 8 years ago
- a wavelet-based multifractal image analysis tool implementing the WTMM (Wavelet Transform Modulus Maxima) method.☆11Feb 1, 2020Updated 6 years ago
- ☆22May 24, 2015Updated 10 years ago
- ☆26Jul 6, 2018Updated 7 years ago
- MATAR is a C++ software library to allow developers to easily create and use dense and sparse data representations that are also portable…☆33Jan 8, 2026Updated last month
- Particle Filter (using CImg library)☆29Nov 8, 2012Updated 13 years ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- CHAI and RAJA provide an excellent base on which to build portable codes. CARE expands that functionality, adding new features such as lo…☆31Feb 13, 2026Updated 2 weeks ago
- VHDL PCIe Transceiver☆32Jul 2, 2020Updated 5 years ago
- We are aimed at making a device for shooting real-time HDR (High Dynamic Range) video using FPGA.☆31May 18, 2019Updated 6 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- SIMD implementation of 4x4 and 8x8 Fast DCT with OpenCV demo☆35Dec 20, 2016Updated 9 years ago
- OpenCL specific C++ libraries implemented in C++ for OpenCL kernel language published in releases of OpenCL-Docs☆123Mar 6, 2023Updated 2 years ago
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 7 years ago
- ☆35Dec 2, 2016Updated 9 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 7 years ago
- Mirror of https://gitlab.kitware.com/vtk/vtk-m☆36Apr 16, 2025Updated 10 months ago